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The originally proposed superjunction power MOSFET structure with interdigitated
p-n columns (SJ) is highly recognized for its higher voltage blocking capability and
lower specific on-state resistance. However, in practice, the performance of
superjunction devices is greatly handicapped due to difficulties in formation of perfect
charge-balanced p-n columns by the limitation of fabrication process technology,
especially for devices with small p-n column widths at low voltage rating. Recently
developed structures of Polysilicon Flanked superjunction, Oxide-bypassed (OB)
superjunction and Graded oxide by-passed (GOB) superjunction were designed to
overcome the fabrication limitation of conventional superjunction devices (SJ). There
is no systematic theoretical analysis for these non-conventional superjunction devices
in the literature. In order to gain a thorough understanding of superjunction theory and
establish a theoretical framework for the existing superjunction devices, completed
theories and closed-form derivations on SJ, OB and GOB superjunction structures are
studied in this work. Comprehensive simulation on GOB devices is also done to study
the performance sensitivities. Moreover, a novel superjunction structure, named
Slanted Oxide-Bypassed (SOB) structure, is proposed and verified to be another
alternative to the conventional superjunction device.
Besides the exploration of alternative structures to conventional superjunction devices,
different solutions to overcome the fabrication limitation of the conventional
superjunction devices are also studied. In this work, superjunction technology is
integrated with the partial SOI technique (PSOI) for the first time to overcome the
Substrate-Assisted Depletion (SAD) issue existing in the current lateral superjunction
device fabrication. Process integration is investigated and the devices are
demonstrated. The p-i-n diode of the PSOI SJ-LDMOS is demonstrated successfully
viii
with the drift region doping concentration of one order higher than the theoretical
doping concentration for the conventional power device at the same breakdown
voltage. A reduced on-state resistance is thus predictable for the PSOI SJ-LDMOS
device. PSOI SJ-LDMOS device with a planar gate design is then demonstrated. This
device exhibits a specific on-state resistance of 2.82mΩ·cm2 with the breakdown
voltage of 74.5V, which is 3.5 times of the control device with the same drift region
doping concentration fabricated on the same PSOI platform. Furthermore, for devices
rated below 100V, trench gate PSOI SJ-LDMOS is proposed to reduce the device
channel resistance. Trench gate PSOI SJ-LDMOS device is also demonstrated with
better on-state performance than the corresponding planar gate devices. Experimental
results verified that the trench gate PSOI SJ-LDMOS had the potential to further
reduce the on-state resistance of the superjunction devices.
Similarly, partial SOI technique can be also implemented for OB-LDMOS devices to
realize the OB-LDMOS on the bulk Si wafer to shield the substrate effect. The
demonstrated PSOI OB-LDMOS device exhibits a specific on-state resistance of
0.25mΩ·cm2 with the breakdown voltage of 42.2V, which is 1.8 times of that of the
control device with the same dimensions and drift region concentration fabricated on
the same PSOI platform.
In summary, both conventional and non-conventional superjunction devices are
studied theoretically and experimentally in this work. Novel superjunction device is
proposed. All the efforts aim to reduce the on-state resistance of the conventional
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conventional device fabricated on the same wafer, the
breakdown voltage of the OB device is 1.8 times of that of
the conventional device.
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Fig. 6.10: On-state performance of the OB device under test. There
is no self-heating effect observed.
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Fig. 6.11: Breakdown voltage vs. drift region length for the PSOI
OB-LDMOS devices.
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Fig. 6.12: Comparison of experimental results for PSOI OB-
LDMOS and other reported LDMOS structures [90]-[94].
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Power electronic systems have benefited greatly during the past ten years from the
revolutionary advances that have occurred in power discrete devices. The introduction
of power MOSFETs in the 1970s and the IGBTs in the 1980s enabled design of very
compact high-efficiency systems due to the greatly enhanced power gain resulting
from the high input impedance of these structures [1][2].
“In consumer and industrial environments, designers continually strive for
improvements in efficiency, size, and weight within stringent cost and manufacturing
constraints. Applications that have provided a technology pull for power discretes are
in the computer, telecommunications and automotive industries for devices operating
at below 200 V, and motor control, robotics and power distribution for devices
operating at above 200 V.” [1] The optimal choice for the power switch depends on
the requirements in the application for blocking voltage and switching speed. The
IGBT combines the advantages of low power drive MOS gate structure with the low
conduction losses and high blocking voltage characteristics of the BJT. It is desirable
for the high power and high voltage applications. However, in the IGBT, its
switching speed is limited due to the long tail current at turn-off. In contrast, Power
MOSFETs are suitable for the applications such as power supplies and drives that
require relatively low (100 V) blocking voltages and high switching frequency (100
kHz operation) because of their high input impedance, low on-state resistance and fast
switching speed. But conventional power MOSFET devices with higher blocking
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voltage have a high on-state resistance, which leads to a large on-state conduction loss
[3]-[5] .
Therefore, it becomes a significant direction for the study of the power MOSFET to
develop the device with high blocking capability and low on-state resistance to
replace IGBT in the medium voltage application.
1.1 Conventional Power MOSFET
The typical power MOSFET structure is a Double-Diffusion MOSFET (DMOS)
structure. It derives its name from the fact that DMOS process uses double diffusion
to define the channel length. Its compatibility with mainstream MOS processing
technology has lead to a rapid development of DMOS devices in recent years. DMOS
process technology is well established and documentation is abundant in literature and
textbooks [6][7].
1.1.1 Conventional DMOS Process and Device Structure
DMOS devices are characterized by their direction of current flow. LDMOS is a type
of DMOS device with lateral current flow while VDMOS has a vertical current flow
through the device. They are shown in Fig. 1.1 (a), (b).
There are other modifications to the conventional DMOS structure mentioned above.
One of them is LDMOS with a Lightly-Doped Drain (LDD) that utilizes Reduced-
Surface Electric field (RESURF) to enhance the device breakdown capability [8]. The
other is VDMOS with trench gate structure or U-shaped gate MOS (UMOS) that can
increase the channel density with the use of vertical channel. These are shown in Fig.










































(c) LDMOS with LDD (d) Trench-Gate VDMOS or UMOS
Fig. 1.1: Conventional DMOS structures(a) LDMOS structure, (b) planar
Gate VDMOS, (c) LDMOS with LDD, (d) Trench-Gate VDMOS or UMOS.
Owing to their more effective use of current conduction area, VDMOS devices have
higher current handling capability but they are limited in high frequency capability
due to excess charge storage in the device. In contrast, LDMOS devices generally can
operate at higher frequency due to their smaller parasitic capacitances [9]. They are




In terms of processing technology, both types of devices have similar process
sequence and are generally compatible to mainstream MOS processing technology.
Conventional DMOS process starts with a suitable epi wafer depending on the type of
device required. This is followed by the field oxide growth for isolation, gate oxide
growth and gate electrode deposition and patterning. Being a self-aligned step, p-
body is next formed by Boron implantation and drive-in. The n+ source is then
formed by defining the window with photo resist, followed by n+ drive-in. Next,
BPSG (oxide) deposition is done and contact window is formed; and metal is
deposited and patterned [2]. For trench gate structure, the gate patterning step is
replaced by gate trench etching that is done before gate oxidation, gate poly
deposition and planarization. For devices with LDD structure, there is a blanket LDD
implant after n+ source/drain drive-in. Note that the above process sequence is not
unique. Other processes in literature have simplified the process flow with fewer
masks [10][11][12] .
1.1.2 Ideal Silicon Limit
In the conventional power MOSFET, the ability to block current flow at high voltages
is obtained by supporting the voltage across a reverse biased p-i-n junction.
Fig. 1.2: Electric field for normal p-i-n diode under reverse bias.
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The electric field plot for normal parallel-plane abrupt junction p-i-n diode under
reverse bias is shown in Fig. 1.2.














(E = 0 at x = L; E=Emax at x=0) (1.1)













The breakdown voltage Vbr is defined as the voltage when the maximum electric field
Emax reaches critical electric field Ec. Therefore, blocking voltage of normal p-i-n

















where Nd is the donor concentration on the homogeneously doped n-drift region.
Critical electric field Ec can be approximated by [3]
1/84010=c dE N (1.4)
Thus, at certain doping concentration Nd, blocking voltage can be obtained by
4/3131034.5 −×= dbr NV (1.5)
From eq. (1.5), we can see that in conventional power MOSFETs, lowering the
doping concentration Nd is the only way to increase breakdown voltage (Vbr).
There are two ideal Silicon limit equations derived in different ways by Baliga [3] and
Hu [4].
(a) Baliga’s Ideal Silicon Limit equation [3]










By combining Eq. (1.2), Eq. (1.6) and Eq. (1.7), we may get the depletion region
width (Wdep) at breakdown
8/7101067.2 −×= ddep NW (1.8)
For the corresponding MOSFET, consider the ideal case where all other resistances
are negligible. The specific on-state resistance of the power MOSFET will then be
approximately determined by the drift region alone. Therefore, the specific on-state











(b) Hu’s Ideal Silicon Limit equation [4]



















From eq. (1.9) or (1.11) we can see that the trade-off relationship between the specific
on-state resistance and its breakdown voltage leads to the establishment of an ideal
limit on the device performance, beyond which no further reduction in Ron is feasible
without compromising breakdown voltage.
In practice, except for the drift region resistance Rd, the on-state resistance of a power
MOSFET is made up of several other components as shown in Fig. 1.3
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Fig. 1.3: Resistance components in the conventional DMOS device.
where
Rs = Source diffusion resistance
Rch = Channel resistance
Racc = Accumulation resistance
Rj = "JFET" component-resistance of the region between the two body regions
Rd = Drift region resistance
Rsub = Substrate resistance and
Rwcml = Sum of bond Wire resistance, the Contact resistance between the source and
drain Metallization and the silicon, metallization and Lead frame contributions. These
are normally negligible in high voltage devices but can become significant in low
voltage devices.
As a result, the reported experimental results on the specific on-state resistance of the
conventional power MOSFET are always higher than the ideal Silicon limit. The
relative importance of each of the components to Ron over the voltage spectrum is
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shown in Fig. 1.4. As can be seen, at lower voltages, the Ron is dominated by the
channel resistance Rch, drift region resistance Rd and the contributions from the metal
to semiconductor contact, metallization, bond wires and lead frame. At high voltages
the Ron,sp is dominated by epi resistance Rd and JFET component RJ. Rd is much
higher in high voltage devices due to the higher resistivity or lower background
carrier concentration in the epi.











Fig. 1.4: Relative contributions to on-state resistance with different voltage
ratings [13].
For medium to high voltage power MOSFETs, engineering the drift region to reduce
the drift region resistance Rd is an effective way to lower their on-state resistance.
Therefore, one research direction is to modify the doping profile in the drift region of
the conventional MOSFET devices, such as using the graded doping profile (GD)
along the current flow direction [15] or stacked drift region [16][17]; another research
direction is to modify the structure of the drift region, such as adding lateral trench
oxide [18] , or using RESURF structure [18][20] or superjunction [21]-[26] structure.
All designs reduce the drift region resistance Rd, and achieve a smaller on-state
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resistance. But only the superjunction devices make significant improvements on the
Ron,sp and Vbr relationship, which is 1.3, bron spR V∝ [14] compared to 5.2, brspon VR ∝
for conventional devices. This is because that, besides a smaller specific on-state
resistance, superjunction devices can also achieves a higher breakdown voltage
compared to the conventional power MOSFET with the same drift region length. The
superjunction devices have gained much commercial attention [22][24] for high-
frequency, high-voltage applications.
1.2 Basic Superjunction Power MOSFET
1.2.1 Structure and Operation
In the superjunction (SJ) power MOSFET structure, the heavily doped alternative p-n
columns (as shown in Fig. 1.5(b)) replace the lightly doped drift region of the
conventional power MOSFETs (shown in Fig. 1.5 (a)).
The pn junctions in the drift region are reversed biased. During OFF state (gate/source
voltage Vgs less than threshold voltage Vt), drift region can be fully depleted by the
inserted lateral electric field before the breakdown happens. As a result, the
drain/source voltage (Vds) is supported by the whole drift region. The electric field
along the drift region becomes trapezoidal or even rectangular shape as compared to
the triangular shape in the conventional device drift region. Therefore, the breakdown
voltage of the SJ device is proportional to the drift region length but independent of
the drift region doping concentration. Thus, the n-drift region can afford to be doped
at a much higher concentration to reduce the on-state resistance of the drift region























Fig. 1.5: (a) Conventional trench gate power DMOS structure; (b) trench gate
superjunction power MOSFET structure.
To achieve the best performance in the SJ structure, precisely charge-balanced p and n
columns must be formed at exactly the same doping levels to have equal amount of
positive and negative charges. By carefully choosing the suitable p-n column width,
doping concentration and drift region depth, the SJ device can substantially
outperform the conventional power MOSFETs, especially in the medium to high
voltage range, such as voltages above 60V (in Chapter2).
1.2.2 State of Fabrication Technologies and Challenges
Several fabrication technologies have been implemented to realize SJ devices. The
technologies are summarized as following.
A. Multi-epitaxy technology [22]-[30]
This is the pioneering technology used to fabricate the superjunction device
(COOLMOSTM technology). The devices are manufactured by multiple depositions of
epitaxial layers and subsequent masked boron and Phosphorus implantation steps on a
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highly doped n+ substrate. The diffusion process is subsequently used to form
vertically coherent p and n columns. This is the technology to fabricate the
commercialized superjunction devices.
B. Deep trench etching and epitaxial growth [31]- [36]
The method is to etch deep trenches on the n-type epi wafer, then fill the trench using
epitaxial p-type Silicon as shown in Fig. 1.6 [31]. The process has been further
developed, to control the epitaxial growth with Silicon and Chlorine (Cl) source gases
for filling the high-aspect-ratio trenches without voids [33]. Boron implant in the









Fig. 1.6: Schematic of process flow for trench etch and epitaxial growth
technology [31].
C. Deep Trench Etching with Vapour Phase Doping (VPD) [37]-[41]
In this technology, first, an n-type epitaxial layer is grown on n+ substrates. After
Boron implantation, a hexagonal trench network is etched all the way down to the
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substrate, after a high temperature pre-bake to remove any native oxide; Boron is
diffused into the trench sidewalls by using a Vapour Phase Doping (VPD) process. A
subsequent anneal at 900°C is performed to drive-in the Boron doping. The trenches




























Fig. 1.7: Schematic process flow of the trench etch and Vapour Phase Doping
technology. (a) epitaxial growth of an n- drift region and p-type implantation; (b)
trench etch (c) Boron vapour phase doping of the sidewalls (d) oxide deposition
(e) oxide etch back and metallization [37].
D. Poly-Si Flanked VDMOS (PFVDMOS) [43]
In this technology, one thin layer oxide is added in between the p-n columns as an
inter-diffusion barrier.
As shown in Fig. 1.8, first, trenches are etched till the n+ substrate through n-epi
layer, and then the thin oxide was grown and anisotropically etched. After that,























Fig. 1.8: Schematic process flow for Poly-Si Flanked VDMOS technology [43].
E. Multiple Ion-Implantation [44]-[46]
Multiple Boron implantations with different implantation energy were executed to
form the p-columns in the superjunction devices.
Fig. 1.9: Technology concept of high energy implanted SJ device: stencil mask
and arrangement during high energy implantation [46].
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Low to medium energy Boron implantation, i.e. energy about 3Mev, was used for the
low voltage superjunction devices which have shallow p-columns [44][45]. And ultra-
high energy Boron implantation, i.e. energy as high as 25Mev, was used for the high
voltage superjunction devices which have deeper p-columns as shown in Fig. 1.9 [46].
In the multiepitaxy and trench etch /epitaxy refill technologies, the horizontal auto-
doping effect caused by high temperature and long time drive-in steps in the epitaxy
process may lead to the inter-diffusion of the p-n dopants. It is difficult to achieve a
perfect charge matching condition in the p-n columns due to the inter-column dopant
diffusion. Moreover, the technology incurs very high fabrication cost.
Trench etch and VPD technology is a good method to achieve SJ devices with small
device dimension at low voltage ratings. This is because that VPD process can
uniformly dope the p-columns even for high aspect ratio trenches. However, when the
device dimension becomes smaller, the inter-diffusion between the p-n columns
becomes more serious. The relatively low temperature drive in used in this technology
can reduce the effect of the inter-diffusion but could not fully eliminate it.
The multiple Boron implantation technique can work well for low voltage
superjunction device fabrication. High energy implanter (implantation energy as high
as 3MeV) is required. For higher voltage rating devices, the ultra high energy Boron
implantation, such as 25MeV, is needed, which requires not only ultra high energy
implanter but also special hard mask in the fabrication to protect the n-type area.
In comparison, deep trench and poly refill technique yields a simple way to realize the
SJ performance in a typical CMOS production process. The thin layer of oxide
separating the p-n columns works as an inter-diffusion barrier to overcome the p-n
column inter-diffusion problem. But high off-state leakage current and soft
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breakdown effect are observed for devices fabricated using this deep trench and poly
refill technique.
Fig. 1.10 exhibits most of the experimental results for superjunction devices reported
in the past years [22]-[73]. Except for those data specified for superjunction lateral

































































Fig. 1.10: Reported results for superjunction power MOSFETs (to year 2006).
From the study of the literature, it is found that, even though devices based on this
superjunction idea have been fabricated and shown substantial improvement in Ron
and Vbr, fabricated devices have narrow process window due to the stringent doping
match requirement, and the process technology used was complicated and costly.
It is also noticeable that devices fabrications were generally limited to vertical devices
with relatively high voltage rating. There are few reported results for the lateral SJ
devices. This is because except for inter-diffusion and charge balance problems, SJ
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power LDMOS device (as shown in Fig. 1.11) fabricated on the bulk Si substrate
suffers from the substrate-assisted depletion effect, which causes the charge
imbalance and thus limits the performance of the SJ-LDMOS device. This effect







































































Fig. 1.12: SJ/RESURF LDMOS structure.
The approaches attempting to adjust the p-n column width of SJ structure [62] or
combine both SJ and RESURF concepts (as shown in Fig. 1.12)[63] or add a n-buffer
layer under the SJ structure (as shown in Fig. 1.13) [64][65], could make incremental
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improvement on the performance of the SJ-LDMOS device on the bulk Si substrate.
However, the substrate-assisted depletion effect still could not be fully eliminated.
Hence, the use of insulated substrate was essential to completely eliminate the































n-type buffer layer NB
Superjunction layer
Fig. 1.13: Three-dimensional view of the n- buffered SJ-LDMOST.
SJ-LDMOS device on the sapphire substrate was demonstrated[67]. Nevertheless, the
Si-on-Sapphire substrate is expensive and not the mainstream for power
semiconductor device. Besides, the thermal dissipation problems do exist for the
power devices with the fully isolated substrate [69]. Simulation results have been
reported on the SJ-LDMOS devices on SOI substrate previously [70]-[73]. So far,
there are no reported experimental results of the fabricated devices due to the
technological bottleneck to meet the requirement of a buried oxide thickness of at
least 3-4µm in order to effectively block the substrate depletion and meet the
constraint on thermal conductivity. One of the intent of this work is to solve this
problem and fabricates the lateral superjunction device on the bulk Silicon substrate
but eliminating the substrate assisted depletion effect.
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Although many improvements have been achieved in the fabrication of vertical and
lateral SJ devices, it still remains a challenge to achieve a precise charge balance
control in today’s fabrication technology. Studies show that the breakdown voltage of
SJ devices is very sensitive to the charge imbalance [74]-[76] in the p-n columns. This
is especially substantial when dealing with high doping at small drift column widths.
While the effort was made on improving the SJ device realization, especially on
overcoming the p-n column charge imbalance, high fabrication cost and the process
sensitivity and reliability, in comparison, the oxide-bypassed (OB) structure reported
in can be a good and lower cost candidate to avoid both dopant inter-diffusion and
charge imbalance problems. Instead of attempting to make the ideal p-n columns, it
employs the well-established oxide growth control in translating the device rating to a
higher blocking limit.
1.3 Extension of Superjunction Concept – Oxide-bypassed
(OB) Structure
1.3.1 Structure and Operation
The OB structure is formed by using deep trenches along the drift region. Oxide is
grown along the trenches and then the contact material (metal or polysilicon) fills
therein. The contact is connected to the source of the MOSFET to have ground
potential as shown in Fig. 1.14(a). This contact/Oxide/Si-drift forms a MOS
structure. Therefore, there is a lateral depletion and insertion of lateral field in the drift
region, which is similar to that of the p-n SJ devices. The vertical Oxide/polysilicon-
contact structure replaces the p-column in the SJ devices to enable a fully depleted
drift region but without the constraints of perfect column formation and p-n doping
matching. Consequently, OB devices overcome the fabrication limitation of SJ
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devices. The vertical OB structure was demonstrated by our group early [77], but the















































Fig. 1.14: Schematic of the (a) OB structure (b) TOBUMOS structure.
Moreover, by applying small bias on the control electrode (Tunable OB) as shown in
Fig. 1.14(b)), the off-state blocking capability of OB devices can be tuned to
compensate the process and the starting material variations [78][79]. It makes the
adjustment of the breakdown voltage possible even after the device fabrication.
However, OB devices still have their own drawbacks as compared to the ideal p-n
column SJ devices, such as relatively lower breakdown voltage due to the non-
uniform electric field distribution in the drift region. The drawbacks limit the
application scope of the OB structures.
1.3.2 Modified OB Device Structures
More modifications need to be done to improve the electric field uniformity in the OB
drift region.
One way to achieve a uniform electric field is to have a linearly graded doping profile
in the OB drift region [77][78]. The doping concentration is the highest at the bottom
of the drift region and lowest at the top of the drift region as shown in Fig. 1.15.
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However, it is difficult to achieve a linear doping profile in the drift region because


















































Fig. 1.16: Schematic of the graded oxide-bypassed (GOB) structure.
Another way to have a uniform electric field distribution in the drift region is to have
a graded oxide thickness in the OB sidewalls resulting in the so-called Graded Oxide-
Bypassed (GOB) structure as shown in Fig. 1.16 [80]. The thick oxide at the bottom
of the drift region relieves the electric field there. The method to form vertical graded
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oxide sidewalls using sacrificial material filling and wet etch [80] has been reported.
But extensive efforts needed to identify the suitable etchants and sacrificial materials.
There is a wealth of literature on theoretical and simulation studies of SJ devices [81]-
[86]. As OB devices are good and practical alternatives to the SJ structure, their
detailed theoretical and simulation analyses are of tremendous importance, but they
are missing in the literature.
1.4 Objectives
One of the purposes of this study is to give a thorough understanding of superjunction
theory and establish a theoretical framework for the existing superjunction devices,
including theoretical analyses for SJ and OB devices. The theoretical analyses were
based on the assumptions and the extraction from the simulation results. It can be a
good guideline for the superjunction device study, so that the analysis of the
superjunction devices can be done in the first step without performing time-
consuming simulations. Further simulation analysis on GOB devices will be studied
as well. Beside the study on the existing structures, a novel structure, named Slanted
Oxide-bypassed (SOB) structure, is also proposed to achieve similar reduction in
specific on-state resistance without the bottleneck of precise charge matching
requirement in the superjunction device. The simulation on the SOB structure will be
also discussed to verify the proposed concept.
Most experimental results reported in the literatures are vertical superjunction
structures. The fabrication for the superjunction lateral structure is more challenging
than the vertical structure because of the substrate assisted depletion. From the study
of previous work, it’s also found that very few studies focused on the low voltage
superjunction devices. This is because further gate engineering needs to be studied
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besides drift region engineering to reduce the channel resistance Rch for the device in
this voltage range.
Therefore, another purpose of this study is to investigate the lateral solutions for the
superjunction devices to overcome the limitations existing in the current fabrication.
Superjunction LDMOS on the partial SOI platform is proposed in this work and
integrated with the standard CMOS process. This technology is applicable for all low
to high voltage LDMOS devices. But this work focuses on the low voltage
superjunction LDMOS since this area is the most challenging area. The novel
structures are proposed for the power integrated circuit application. The aim is to
enable the fabrication of superjunction devices on bulk Silicon substrate without
sacrificing the electrical and thermal characteristics. The process integration needs to
be done and the devices are to be demonstrated.
1.5 Thesis Outline
This thesis is organized into 7 chapters:
Chapter 1 – Basic knowledge of conventional power MOSFETs and superjunction
structures are briefly reviewed to describe the background of present study. The
project objectives are presented afterwards.
Chapter 2 – Detailed theoretical analysis of superjunction devices were carried out.
The analytical formulas for the ideal specific on-state resistance and the breakdown
voltage of these superjunction structures were derived in closed-form equations. The
two-dimensional numerical simulations were also carried out to verify the theoretical
analyses.
Chapter 3 – Further simulations on GOB devices were done to explore the design
of GOB device and study the performance sensitivity. The data were presented as
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references for the GOB device design. The fabrication issues were also discussed and
extensively studied. Design cases were also illustrated to highlight the device design
methodology.
Chapter 4 – Future possibilities of research aimed at the improvement of OB and
SJ devices are discussed. A novel superjunction structure, called Slanted Oxide-
Bypassed (SOB) structure, was proposed. Simulations were carried out to verify the
device performance.
Chapter 5 – Partial SOI SJ-LDMOS device and process technology were proposed to
investigate the lateral solutions for the superjunction devices to overcome the present
limitations. The ON-state and OFF-state simulation were carried out to study the
device performance and set the device parameters. Process integration and design
issues were studied. Devices were demonstrated. The experimental results were
discussed.
Chapter 6 – The partial SOI technique can be applied to the lateral OB device
structure. Process integration and design issues for partial SOI OB-LDMOS devices
were studied. The device was demonstrated and experimental results were discussed.
Chapter 7 – The achievement of current research is concluded and the future trends
are briefly described.
Chapter2 Theoretical Analyses of Superjunction Power MOSFET
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Chapter 2
Theoretical Analyses of Superjunction
Power MOSFET
In this chapter, the theory of p-n column SJ, OB and GOB structures is studied. The
analytical formulas for the ideal specific on-state resistance and the breakdown
voltage of these three structures are derived in closed-form equations. The
performance of these three structures is then calculated based on the theoretical
analyses at various voltage ratings. The two-dimensional numerical simulations using
MEDICI [87] were also carried out to verify the theoretical analyses.
2.1 P-n Superjunction (SJ) Structure
Typical p-n SJ devices are formed by arranging, in parallel, a number of p- and n-
doped thin semiconductor layers inter-digitatively in the drift region as shown in Fig.
1.5(b). The SJ devices utilize charge-compensation-based sidewall junction depletion
to establish full punch-through in the drift region at a high doping level. For a much
higher doping concentration in the drift region, although only half of the drift region,
e.g. n-column for n-MOSFET, is used to form the conduction path, SJ power
MOSFET devices have a lower specific on-state resistance than their conventional
counterparts, particularly for high breakdown voltage devices.
2.1.1 Theoretical Analysis
Analytical equations for the ideal specific on-state resistance and breakdown voltage
of p-n SJ devices were previously derived in ref [85]. However, results from ref. [85]
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show non-consistent performance, such as the theoretical results is lower than the
simulation results at smaller drift region widths but higher than the simulation results
at larger drift region widths, which is difficult to explain. On the other hand, it is
better to use the same method to derive the OB device theory and SJ device theory in
order to have a fair comparison of all the superjunction devices. Due to above two
reasons, a separate conventional SJ theoretical analysis is proposed in section 2.1.
When p-n SJ devices function in the OFF state, the drain-to-source bias controls the
depletion of p-n junctions along the drift region. The depletion boundary is shown in











Fig. 2.1: Cross section of off-state equivalent diodes with depletion process for SJ
structure. Dash lines are the depletion boundary. At low Vds, depletion width is
small; when Vds increases, depletion layer moves towards the centre.
It is understood that for SJ devices at a given breakdown voltage, there exists an
optimal doping concentration Nd that results in a minimum on-state resistance. The
optimal doping concentration Nd of SJ devices can be derived using the following
steps.
The depletion width wpn of a p-n junction under a certain reverse bias V can be given
as











where Na and Nd are the doping concentrations of the p and n columns, respectively.




www == pn (2.2)
For a conventional parallel-plane abrupt p-n junction (p-body and n-drift junction),








where Nd is the donor concentration in the homogeneously doped n-drift region,
0Si 7.11 εε = . The critical electric field Ec can be approximated by [3]
8/1
dc 4010NE = (2.4)
Assume the condition that the depletion region of the SJ structure pinches off
horizontally prior to the p-n junction between the p-body and n-drift regions breaks
down. Therefore, the depletion width wpn due to the lateral p-n junction depletion is
equal to the drift region width w. Replacing V and wpn in eq. (2.1) with Vpn- and w,
respectively, and combining eqs. (2.1), (2.2) and (2.4), the relationship between Nd




Based on the above analysis, we can derive the relationship between the specific on-
state resistance and breakdown voltage of the SJ structure as follows.
The breakdown of the p-n SJ structure always occurs in the region along the sidewall
junction of the p and n columns. This is due to the influence of sidewall depletion,
where an additional horizontal electric field component (Ex) exists to interact and add
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to the vertical field component (Ey). In the conventional p-i-n structure, the electric
field is only in the vertical direction, i.e. without the Ex component. Along the central
vertical line of the n or p column, shown in Fig. 2.2, horizontal electric fields
generated from a neighboring p-n junction are in opposite directions and counteract
with each other. This is also named as the charge compensation. Thus, only the
vertical electric field Ey is manifested. At the junction of the p-n column, Ex reaches
the maximum value Ex,max,SJ. The vertical electric field (Ey) remains the same along




Fig. 2.2: Superjunction structure and approximate electric field at pinch-off
depletion.
To simplify the derivation of blocking voltage, we can assume that the p-n column
length L, which is also the length of the drift region, is much larger than w, and Ey has
a constant value of Ey0. Simulations using MEDICI show that the Ey (extracted from
the points at the center of the vertical line along the p-n columns) at the onset of
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breakdown is very similar to the average electric field Eave,SJ of SJ devices (calculated
by Vbr/L).
We define
cSJSJmax,,x EαE = (2.6)
cSJSJ,ave EβE = (2.7)
where αSJ and βSJ are coefficients having values between 0 and 1, and Ec is the
theoretical critical electric field calculated from eq.(2.4).









Combining eqs. (2.6) and (2.8), we obtain
wEεµαNqµ )2( cSiSJd = (2.9)
where µ is the carrier mobility term added for the convenience of deriving eq. (2.10).
















The breakdown voltage Vbr is given by
LEβLEV cSJSJ,avebr == (2.11)
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Here, the carrier mobility µ for different doping types with dependency on doping























where µn and µp are the mobility of electrons in n-type silicon and holes in p-type
silicon, respectively [3].
2.1.2 Simulation and Discussion
Two-dimensional numerical simulations using MEDICI were carried out. Simulated
equi-potential, impact ionization, current flow lines for vertical SJ, and other device
diodes at the onset of breakdown are shown in Fig. 2.3. These can serve as the
references and support most assumptions in the derivation.
Fig. 2.3: Comparison of simulated vertical p-n column SJ (left), OB (middle) and
GOB (right) diodes at the onset of breakdown by using 2D device simulator
MEDICI. Parallel curves in the respective drift region represent potential
contours at 10V interval; the other spiral curves represent impact ionization.
The current flow lines which arouses at the tip span vertically spanning from
Drain to Source via impact ionization datum.
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Coefficients αSJ and βSJ in the SJ structure were also identified in the simulation with



















Fig. 2.4: Simulated ESi,x,max /Ec vs w/L relationship. The models used in the
simulation are equivalent diodes shown in Figs. 2.1 and 2.8. Different w (Nd) and
L values are used in simulation to obtain the corresponding ESi,x,max. For SJ,
ESi,x,max is extracted from the points at the centre of the vertical line along the p-n
column. For OB, ESi,x,max is extracted from the points at the Si-Oxide interface.
It was observed that αSJ (= |Ex,max,SJ| / Ec ) has a nearly constant value (approximately,
αSJ ≈ 0.672) when w/L ≤ 0.4. Observations on electric field distribution in the drift
region of an n-MOSFET were carried out to explain the trend. Electric field lines
emanating from the positive charge in the depleted n-columns can terminate on the
negative charge either in the p-column or p-body depletion region. When w/L is small,
i.e, L is much larger than w, the influence of p-body junction depletion on the lateral
field plays a minimum role. The horizontal depletion at the p- and n-columns fully
controls the x-component of electric field giving a constant αSJ. When w/L>0.4, w and
L become comparable in dimensions making more of the field lines terminate in the p-
body depletion region. This reduces the domination of horizontal depletion and αSJ
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varies. Typically for power semiconductor devices, a large drift region length (L) is
needed to achieve a sustainable breakdown voltage. Thus, w/L is usually small in
















Fig. 2.5: Simulated βSJ ( =Eave,SJ /Ec ) vs w/L relationship. The models used in
simulation are equivalent diodes shown in Figs.2.1 and 2.7. Different w (Nd) and
L values are used in simulation to obtain the corresponding Eave,SJ.
From Fig. 2.5, we find that βSJ is a constant approximately equal to 0.4 when w/L is
larger than 0.01, which is also a practical consideration, as the width w cannot be too
small in order to accommodate both the gate and source structures. Applying






























for n-MOSFET and p-MOSFET drift region specific on-state resistances,
respectively. Using the structure shown in Fig. 1.5(b), a simulation has been
Chapter2 Theoretical Analyses of Superjunction Power MOSFET
32
performed with MEDICI to verify the derived Ron,sp vs Vbr relationship. The
parameters of the p-n SJ UMOSFET used for the verification are listed in Table 2.1.
Table 2.1: Structural parameters for p-n SJ-UMOS, OB-UMOS and GOB-




























w=0.5 µm, this work



























Fig. 2.6: Specific on-state resistance (Ron,sp ) vs breakdown voltage (Vbr)
relationship for SJ limit at w = 5 µm, 3 µm and 0.5 µm, together with MEDICI
simulation data using structure shown in Fig. 1.5(b). The major discrepancies
occur at points where w is too small to be practical to achieve specific breakdown
voltage. w is the drift region width.
Fig. 2.6 shows the comparison of the theoretical prediction from eq. (2.16) with the
device simulation results. Note that both data are close to each other but the simulated
data have slightly higher on-state resistance than the derivation. This is because only
the drift region resistance was considered in the derivation of eq. (2.16), while in the
simulation, the total device on-state resistance, namely the sum of the drain/source
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resistance, drift region resistance, channel resistance and contact resistance, was
considered. Theoretical results in this work are believed more reasonable than results
from [85].
Theoretically, from eq. (2.17), it is clear that the specific on-state resistance and
breakdown voltage have a linear relationship as a function of column width w for p-n
SJ devices. Thus, a better superjunction device performance can be achieved by
reducing the width of the n-type and p-type columns.
However, this almost perfect performance (almost linear relationship between Ron,sp
and Vbr) is ideal in the sense that it is based on the theoretical assumption of perfect
junction formation. In practice, to achieve the best performance in a SJ structure,
precise charge balanced p- and n- columns must be formed by fabrication. However,
achieving ideal matching conditions in practice for a small column width, e.g., w < 5
µm, is rather difficult due to the imbalanced doping level and junction dopant inter-
diffusion. Previously, a simulation study has indicated that a charge imbalance of
±10% between p-n columns results in an approximately 22% reduction in breakdown
voltage [43]. Even if the doping level of both p-n columns could be made equal, the
dopant inter-diffusion along the neighbouring p-n columns has a substantial influence
on the breakdown voltage. The effect becomes more dominant when p- and n-column
widths get smaller for devices rated in the lower voltage region, e.g., below 200 V. A
thin layer of oxide can be put in between the p-n column, which prevents the inter-
diffusion to some extent [43].
Oxide thickness is one factor that can be controlled quite well in practical fabrication
than p-n doping levels. By changing the difficult method for achieving precise doping
levels to the easily achievable method of oxide thickness control, another structure
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termed the oxide-bypassed (OB) structure, paved a way for a new means of breaking
the ideal Silicon limit for power MOSFET devices below the 200 V rating.
2.2 Oxide-bypassed (OB) Structure
The OB structure is formed using two deep trenches along the drift region. Oxide
with controlled thickness is grown along the deep trench sidewall and bottom. The
trenches are then filled with contact material (metal or polysilicon). The contact is
shorted to ground potential through the source of the MOSFET [Fig. 1.13(a)]. Due to
the MOS sidewall, there is a lateral depletion and insertion of lateral field in the drift
region similar to that of the p-n SJ devices. Such a field insertion causes a similar
outcome of total depletion pinch-off in the drift region as shown in Fig. 2.7, which
leads to a higher breakdown voltage at a higher doping level in the region. The
vertical Oxide/polysilicon-contact structure replaces the p-column in the SJ devices
(for n-MOSFET) to enable a fully depleted drift region but without the constraints of






























Fig. 2.7: Cross section of off-state equivalent diodes with depletion process for
OB structure. Dash lines are the depletion boundary. At low Vds, depletion width
is small; when Vds increases, depletion layer moves towards the centre. AA’
shows the depletion boundary just before the depletion layers merge (Point A is
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the p-body and n- drift junction depletion boundary). Points B and B’ are the
maximum horizontal electric field points which are located in the drift region
near the bottom of the oxide column.
2.2.1 Theoretical Analysis
It is possible to derive the Ron,sp and Vbr relationship for the OB structure. The
Si/oxide/poly contact structure can be treated as a parallel-plate capacitor as in the OB


















where Qcapacitor is the charge of the capacitor, C is the capacitance, εox is the
permittivity of the oxide and tox is the oxide thickness. Approximately, the charge of
the capacitor is equal to the total charge Q in the drift region,
LwqNQQ ⋅=≈ depdcapacitor (2.19)
where wdep is the depletion width as shown in Fig. 2.7.
To prevent premature breakdown and achieve optimal performance, the sidewall field
must deplete the n-drift region completely before the p-n junction (between the p-
body and n-drift regions) breaks down, i.e, wdep = w/2, where V ≤ Vpn- should be
satisfied. Thus, with eq. (2.3) and wdep = w/2, we can derive the maximum drift region
concentration as [77]
( ) 74ox11d 2109.2 −⋅⋅×≈ wtN (2.20)
Note that since charge contribution due to the p-body/n-drift junction is disregarded in
deriving eq. (2.20), a slightly higher Nd is permitted. The device concept will work as
long as Nd, tox and w satisfy eq. (2.20). The following derivation for OB devices
almost follows the derivation for SJ devices in section 2.1.
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Fig. 2.8: (a) Simulated electric field distribution for conventional PN junction,
SJ, OB and GOB structures at the centre of n-drift region and (b) at the edge of
n-drift region.
The fully depleted drift region in the OB structure has two electric field peaks (shown
in Fig. 2.8) along the silicon neighbouring oxide sidewall region; one appears at the p-
body/n-drift junction and the other near the bottom of the oxide because the maximum
horizonal electric field ESi,xmax,OB inserted into the drift region occurs there (shown as
points B and B’ in Fig. 2.7). The maximum horizontal electric field is the fraction of
critical electric field at breakdown, such as
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cOBOBmax,x,Si EαE = (2.21)




















As mentioned above, the electric field in the drift region in the OB structure is less
uniformly distributed compared with that in p-n SJ. We define Eave,OB as being the
average electric field in the y direction, which is always smaller than the critical
electric field, thus
cOBOB,ave EβE = (2.24)
where βOB is a parameter, which depends on the structure dimensions and 0<βOB<1.









The on-state resistance of the OB MOSFET is approximately equal to the resistance
of the drift region Ron  Rd, where the drift region is long in a power device. From
Fig. 2.7, the total width of the OB device is ( )Ctw 22 ox ++ , in which C is the
polysilicon contact area, while only the drift region width w conducts. Thus, the














By substituting eqs. (2.4), (2.20), (2.23), (2.25), (2.14) and (2.15) into eq. (2.26), the
expression of specific on-state resistance (for very smal C) is












































































By numerical simulation using MEDICI, we can obtain the αOB vs w/L (shown in Fig.




























Fig. 2.9: Simulated Eave /Ec vs w/L relationship and approximate expression for
OB structure. The model used in the simulation is equivalent diode of the OB
structure in Fig. 2.7. Different w (Nd) and L values are used in the simulation to
obtain the corresponding breakdown voltage Vbr; Eave is calculated using Vbr/L.
Consequently, substituting βOB into eq. (2.29), breakdown voltage is expressed as
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wELEβLEV ccOBOB,avebr 9.0=== (2.30)
Equation (2.30) shows that, when w/L ≤0.4, Vbr depends on the drift region width w
only and it is effectively not sensitive to L. Substituting eq. (2.30) into eq. (2.23), we
obtain
wt 33.0ox ≈ (2.31)
By substituting eqs. (2.31), (2.20), (2.14) and (2.15) into eq. (2.26) and defining L =
































At w/L ≤ 0.4, for a given breakdown voltage, the specific on-state resistance is a
function of the aspect ratio (γ) of the drift region, i.e, a longer drift region will result
in a higher specific on-state resistance.
2.2.2 Simulation and Discussion
Numerical simulations were carried out to verify the theoretical predictions. The
vertical UMOS structure used in the verification is shown in Fig. 1.13(a) and the
parameters are shown in Table 2.1. The simulated vertical component of electric field
along the silicon neighbouring oxide sidewall region is shown in Fig. 2.10.
There are two field peaks in the drift region where the breakdown point may be
located: one occurs at the junction between the p-body and n-drift regions, the other
occurs at the bottom of the drift region near the oxide corner. The peak values are
related to the critical electric field. At a given w with an increased L, the vertical
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electric field in the middle of the drift region decreases. When L becomes several
times larger than w, the breakdown voltage no longer increases with a further increase
in L, which means the drain-source voltage supported by the OB structure becomes
saturated and thus independent of the drift region length. Hence, there is an optimal
drift region length to achieve the maximum breakdown voltage for a given drift
region width. A further increase in length beyond that will not help to enhance the
breakdown voltage and will degrade the specific on-state resistance. This is a very
different phenomenon in comparison with that in the case of p-n SJ structure, in







0 3 6 9 12 15
top pn junction oxide corner














Fig. 2.10: Vertical electric field distribution near Si-Oxide interface in OB
structure with L=15 µm, w=3 µm and Nd=1.3×1016 cm-3. The first peak occurs at
the top pn junction and the second occurs at the drift region near the oxide
corner.
Figure 2.11 shows the relationships of breakdown voltage and drift region length for
drift region widths (w) of 0.5, 1, 6, 10 and 20 µm obtained by simulation. The result
verifies that there exists a saturated breakdown voltage for a given drift region width
at a certain aspect ratio.


































Fig. 2.11: Simulated breakdown voltage and drift region length relationship with
drift region widths w=0.5, 1, 6, 10 and 20 µm using OB-UMOS structure as






























Fig. 2.12: Simulated and calculated specific on-state resistance (Ron,sp) vs.
breakdown voltage (Vbr) relationship for OB structure with aspect ratio (L/w)
equal to 2 and w varying from 0.5 µm to 20 µm.
Figure 2.12 shows the comparison of theoretical prediction from eqs. (2.27) with the
simulation results, in which L/w equals to 2 with w varying from 0.5 µm to 20 µm.
The simulated data have a slightly higher on-state resistance than the derivation. This
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is again because only the drift region resistance was considered in the derivation,
while in the simulation the total device on-state resistance was considered.
As mentioned, the OB structure has two obvious drawbacks, namely, (a) the
breakdown voltage saturation issue (Fig. 2.11) and (b) nonuniform electric field
distribution in the drift region compared with that in p-n SJ devices (Fig. 2.10). These
two drawbacks limit the application scope of the OB structure for high-voltage
devices. To improve this, a GOB structure is proposed [80], which can mimic a
uniform electric field distribution similar to that in the p-n SJ devices to achieve a
comparable performance.
2.3 Graded Oxide-bypassed (GOB) Structure
The GOB structure is better than the OB structure in that it enhances the uniformity of
the electric field distribution in the drift region. The structure has a graded oxide































Fig. 2.13: Cross section of off-state equivalent diodes with depletion process for
GOB structure. Dash lines are the depletion boundary. At low Vds, depletion
width is small; when Vds increases, depletion layer moves towards the centre.
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The structure with an uneven oxide thickness, i.e, thinner at the top and thicker at the
bottom, of the trench sidewall relieves the electric field stress at the bottom of the drift
region compared with the OB structure (in Fig.2.8). The drift region with a more
uniform electric field distribution can support a higher breakdown voltage.
Consequently, GOB has better specific on-state resistance vs breakdown voltage
characteristics and is comparable with that of the p-n SJ structure.
2.3.1 Theoretical Analysis
Derivations are given here on the Ron,sp vs Vbr relationship for the GOB structure.
From Fig. 2.8, we can assume that the electric field along the y direction in the fully
depleted GOB drift region is uniform except for very small parts regions the p-body
and the n+ substrate. For L/w >>1, we can then assume that Ey is constant and the
potential at any location in the drift region can be expressed as a linear function of the
vertical distance from the p-body/n-drift region junction as
yEyV ⋅= y)( (2.34)
Device breakdown voltage can be expressed as being linearly proportional to drift
region length.
bryds VLEV =≅ (2.35)
We can treat Ey here as being equivalent to Ey in the SJ structure in section 2.1 for a
similar derivation. Consequently,
cSJcGOBy EβEβE ≈= (2.36)
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At an arbitrary point (w/2 , y), for a small vertical distance dy, as shown in Fig. 2.13,




εyVdCyVdQ ⋅== )()()( ox
ox
oxoxox (2.38)
Here, dQ is the charge across this incremental capcitor and Vox(y) is the voltage drop
across the oxide at y. The lateral electric field produced by voltage drop across the
oxide helps to deplete the drift region. When the drift region is fully depleted,
yEβ0yEyV ⋅=−⋅≈ cGOByox )()( (2.39)
Integrating both sides of eq. (2.38),















wqN ⋅= oxcGOBd (2.41)





In terms of the lateral electric field depleting the drift region and the uniform electric
field distribution in the drift region, the GOB and SJ structures are similar. Therefore,
the optimal doping concentration in the GOB drift region can be approximated as that
in the SJ structure. The oxide slope can then be determined to achieve the optimal
relationship between breakdown voltage and specific on-state resistance.
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Substituting eqs. (2.5), (2.14), (2.15) and (2.37) into eq. (2.26), the specific on-state



















Where tox is the bottom oxide thickness, ( )2C2tw ++ ox is the total width of the GOB
device and C is the polysilicon contact width, as shown is Fig. 2.13.
































From eq. (2.44), we can see that tox is proportional to Vbr. The specific on-state
resistance in eq. (2.45) has two different Vbr regions as follows.
(a) For low Vbr, brsp,on VR ∝
For low Vbr, tox is comparable to w/2, which makes the GOB Ron,sp and Vbr relationship
linear. This dependency is very similar to that of SJ. When tox is small, GOB has a
better performance than SJ.
(b) For high Vbr, 2brsp,on VR ∝
When Vbr becomes higher, tox >w/2, the conduction area becomes small compared
with the total cell size (ratio = (w/(w+2tox+2C)). Therefore, Ron,sp increases almost
quadratically with Vbr and hence the structure is no longer beneficial.
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From the simulation, we found that βGOB is similar to βSJ, 4.0≈GOBβ . For a small










































Simulations using MEDICI were carried out to verify the theoretical predictions. The
vertical UMOS structure used in the simulation is shown in Fig. 1.15. The parameters






































Fig. 2.14: Simulated and calculated specific on-state resistance (Ron,sp) vs
breakdown voltage (Vbr) relationship for GOB structure.
Figure 2.14 shows a comparison of the theoretical prediction from eq. (2.46) with the
simulation results. Based on the discussion in section 2.1, the theoretical results
should be lower than the simulation results especially at low voltage range due to the
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additional resistance counted in the simulation. But theoretical results and simulation
results match quite well for GOB device. It is believed there are still errors induced
due to the assumptions for the simplification. Such as it was assumed that GOB and
SJ device have the same e-field distribution and the optimized drift region doping
concentration Nd is eq.2.5 for GOB device as well.
This is the first time to analyze the OB and GOB theory. Further improvement for the
OB and GOB device derivation is still needed.
2.4 Summary
In this chapter, complete theories and closed-form derivations on SJ, OB and GOB
superjunction structures have been presented. The derivations were verified by
numerical device simulator MEDICI with good match in prediction of the
performance of superjunction devices. As a summary of all theoretical derivations,
Table 2.2 shows the Ron,sp and Vbr relationships of the SJ, OB and GOB structures and
the ideal Silicon limit as well.
Figure 2.15 shows a comparison of the Ron,sp vs Vbr relationships for the above four
structures. In this analysis, we have chosen the optimal w according to Fig. 14 in ref.
[76] for the SJ and GOB structures, and the optimal w for the OB structure at a
voltage ranging from 10 V to 1000 V, so as to clearly demonstrate the performance
crossover points for these structures.
From the plot obtained in Fig. 2.15, we can clearly identify three performance
crossover points, namely, Va, Vb and Vc. For voltages less than Va, conventional device
structures offer the lowest specific on-state resistance. For the voltage range between
Va and Vb, the OB structure has a better performance than its counterparts. This is
because of the OB structure’s relatively uniform electric field compared with the
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conventional structure and its relatively small additional nonconductive regions
compared with those of the SJ and GOB structures. For SJ devices, the non-
conducting region is the p-columns and for the OB and GOB devices, it is the oxide
and polysilicon contact. For the range between Vb and Vc, the GOB structure has a
better performance than the other structures. This is attributed to the GOB structure’s
better uniform electric field distribution over the OB structure and its relatively small
nonconductive region compared with that of the SJ structure. For a voltage higher
than Vc, the SJ structure shows the lowest specific on-state resistance. This is because
in the GOB structure, the oxide thickness becomes larger than the drift region width at
a high breakdown voltage and thus requires a larger device area. On the other hand,
the width of the p-column in the SJ structure is equal to the n-column width.
Table2.2: Comparison of ideal Silicon limit and SJ, OB and GOB structures for
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Fig. 2.15: Comparison of theoretical predictions of specific on-state resistance
(Ron,sp ) vs breakdown voltage (Vbr) relationship of SJ, GOB, OB and ideal Silicon
limit [4] in 10 V-1000 V breakdown voltage range.
The vertical structures are used for the theoretical analysis and simulation verification
in this chapter. This is because lateral superjunction simulations require 3D device
simulator, which is complicated and time consuming. Even though only vertical
structures are used, theoretical results apply for both vertical superjunction devices
and lateral superjunction devices. The difference is the device area used to calculated
Ron,sp (Rd times Area). Therefore, the lateral superjunction Ron,sp can be achieved after
times an area factor of L/d, where L is the drift region length and d is the epi depth.





As an alternative to SJ device, the oxide-bypassed (OB) device shifts the emphasis
from a precise doping match, which is difficult to achieve, to the easily achievable
control in the oxide thickness. But, the OB device still has its own drawback as
compared to the ideal p-n column SJ devices, such as the limited breakdown voltage
due to the nonuniform electric field distribution in the drift region as discussed in
chapter 2 . The drawback limits the application scope of the OB structure. Theoretical
analysis has shown that OB devices have superior performance merit for low and
medium voltage applications, such as the applications rated below 60 V range
although they can be made for much higher voltage rating.
In an effort to overcome the limitations of OB devices, one way is to use the graded
doping (GD) in the OB drift region to improve the electric field distribution [15]. A
uniform electric field distribution can be obtained with the right linear doping profile
as calculated in ref [15]. However, the linear doping profile is difficult to be realized
in the practical process. The subsequent thermal cycles, such as the thermal cycle to
form the thermal oxide sidewalls and p-body drive-in can disturb the linear doping
profile formed in the epitaxial growth. As a result, the performance of GD device can
degrade. Another approach to improve the electric field distribution of OB devices is
to use graded oxide sidewalls [80]. At the correct oxide thickness graded, this graded
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oxide by-passed (GOB) structure can achieve a performance comparable to that of an
ideal p-n column SJ device in the medium voltage range.
In this chapter, further simulations on GOB devices were done to study the
performance sensitivity issues. Based on the analyses, design reference curves have
been proposed. Fabrication issues are also discussed with possible sacrificial materials
and etchants for making the vertical graded oxide sidewall. Finally, 80V, 120V and
180V GOB devices are designed to have a better understanding of the device.
3.1 Approaches
Simulations for GOB devices with planar gate (as shown in Fig. 3.1(a)) and trench
gate designs (as shown in Fig. 3.1(b)) using MEDICI have been done.
In the simulation, the drift region width w was varied from 1 µm to 6 µm, and the drift
region length L varied from 2 µm to 35 µm. The drift region doping concentration was
calculated from eq. (2.19). For planar gate GOB devices, the length of the planar gate
Lg as shown in Fig. 3.1(a) was designed to be 60% of the column width w, for
example gate length Lg equals to 1.2 µm for the 2 µm drift region width. For the
trench gate GOB devices, the width of the trench gate Lgw as shown in Fig. 3.1(b) was
designed to be 30% of the column width w, for example Lgw equals to 0.6 µm for the 2
µm drift region width, and the depth of the trench gate was fixed at 1.0 µm. For all
simulated devices, the doped poly flanking sloped oxide was connected to the source
at zero potential and the on-state gate voltage was set at 15 V. For devices with
different dimensions, the slope of the graded oxide was varied so that an optimal
slope can be obtained to achieve a maximum breakdown voltage.










































































Fig. 3.1: Structure of (a) planar gate GOB power NMOS and (b) trench gate
GOB power NMOS used in the simulation.
The method of simulation is explained as following in detail:
(1) For each breakdown rating Vbr of 50V, 100V, 200V, 300V, 400V, 500V to
go through the same iterations for the OFF state.
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(2) Vary w from 5 µm to 1 µm for particular voltage rating.
(3) For particular voltage rating, roughly estimate the drift region length L from
the below relationship: ∆Vbr/∆L≈10V/µm, when w ≤ 2µm; ∆Vbr/∆L≈20V/µm,
when w > 2µm.
(4) Adjust gate oxide thickness, p-body doping concentration and p-body
dimension to assure the channel length between 0.45~0.65µm, 2V< Vth <2.3V, Vth
is threshold voltage.
(5) Considering to the limitations of the practical process, the oxide thickness at
the top part is equal to or larger than 0.3µm (dox ≥ 0.3µm) and the oxide thickness
at the bottom part is equal to or larger than 0.5µm (toy ≥ 0.5µm).
(6) Vary the drift region doping concentration Nd from 70% of the theoretical
value to 130% of it at a step of 10%.
(7) Vary the oxide thickness tox at given w, L, and Nd in order to achieve the
optimal sidewall oxide slope.
(8) Obtain the optimal Nd for particular w and L.
(9) Obtain the optimal w for particular L (voltage rating).
(10) After obtaining all the device parameters, such as L, w, Nd, and tox from the
OFF state simulation, the ON state characteristics was simulated to get the
corresponding specific on-state resistance Ron,sp.
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For each breakdown rating Vbr of 50V, 100V, 200V,
300V, 400V, 500V to go through the same iterations
for the OFF state simulation
Start
Set the SJ column width
w at a maximum value
of 5 µm to start with
dox ≥ 0.3µm toy ≥ 0.5µm
Set the initial concentration Nd to be 70% of the
theoretical value and increase it 10% at one step
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No
Vary tox to change the sidewall oxide slope
Roughly estimate the drift
region length L≈ Vbr /10 µm
Yes
Slope is the optimal




Roughly estimate the drift




Adjust gate oxide thickness, p-
body doping concentration and
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Fig. 3.2: Flow chart of the methodology used in the simulation.
3.2 The Optimal Slope
Theoretically, there exists an optimal design for the graded oxide sidewall in GOB
devices (eq.(2.41)). However, the theoretical analysis uses the equivalent diode p-i-n
structure when analyzing the device in the OFF state without considering the
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breakdown, the gate structure does have influence on the breakdown location and the
breakdown voltage.
Varying L from 3 µm to 50 µm for different w (from 1 µm to 5 µm), we can see from
that at given drift region width w, the optimal slope of graded oxide for achieving a































Fig. 3.3: Breakdown voltage vs. slope relationship with w=2µm
This can be explained that, when drift region width and doping concentration are
fixed, there is an optimal slope to ensure uniform electric field distribution in the
whole drift region (approximately to ensure the horizontal electric field uniform). The
slope is independent of the drift region length. One noticeable finding is that the high
doping concentration and the crowded electric field near the trench gate easily results
in the premature breakdown in the narrow and deep drift region. Thus a uniform
electric field distribution is much more important in the high aspect ratio devices. To
avoid premature breakdown, the oxide thickness at the bottom needs to be reduced to
some extent, to increase the electric field on the bottom of the drift region and
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accelerate the depletion of the whole region. This increasing of the slope ensures the
whole drift region to be depleted completed before the breakdown happens.
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Fig. 3.4: Relationship of the optimal slope of graded oxide sidewall vs. the drift
region width w for GOB power NMOS devices with the different gate structure
designs.
From the simulation, the optimal slope of GOB devices is independent of the drift
region length, but dependent of the drift region width. Fig. 3.4 shows the simulated
optimal slope vs. the drift region width for GOB devices with planar gate and trench
gate designs. It is found that, compared to the calculated optimal slope using eq.
(2.41), a different slope is required in the simulation for the device to obtain the given
performance, and the increase of the optimal slope is more obvious in the trench gate
devices than in the planar gate devices. This can be explained as follows. Due to the
influence of the gate, the electric field near the gate/p-body region is larger than what
we considered in the theoretical analyses. This higher electric field can result in the
premature breakdown before the drift region is fully depleted. Therefore, the oxide
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thickness at the bottom of the drift region needs to be reduced to some extent, to have
a stronger electric field at the bottom of the drift region for the better electric field
distribution. This is more prominent in a narrow column-width drift region; much
thinner oxide is required to accelerate the pinch off of the depletion regions. The
increase in the slope ensures that the whole drift region can be depleted completely
before the occurrence of the breakdown. Thus the optimal slope further increases
when the drift region becomes narrower, particularly for widths smaller than 2 µm as
seen in Fig. 3.4.
Since the premature breakdown can occur more easily in trench gate devices due to
the large electric field crowding around the sharp trench gate corner, the optimal
slopes for trench gate GOB devices deviate from the calculated ones more than those
for planar gate GOB devices as shown in Fig. 3.4.
3.3 Drift Region Doping Concentration
Simulations are carried out to verify if theoretical drift region doping concentration Nd
obtained from eq.(2.5) is the practical optimal doping concentration for GOB devices.
The results in Fig. 3.5 show that eq. (2.5) is a good estimation to the optimal drift
region doping concentration for GOB devices. Compared with GOB devices, the
practical Nd for SJ devices is lower than the theoretical prediction from eq.

2.5	due
to the inter-diffusion and charge imbalance effect [76]. Therefore GOB devices can
have a higher drift region doping concentration than SJ devices, and thus a lower
specific on-state resistance.








































Fig. 3.5: Optimal drift region doping concentration Nd.
3.4 Optimal Drift Region Width
Theoretically, smaller w results in a larger Nd, and thus a smaller Ron,sp. However,















This relationship can be explained as following: small drift region width allows higher
drift region doping concentration. As a result, the specific on-state resistance Ron,sp is
reduced. However, the higher doping concentration will increase the possibility of
premature breakdown near the gate corner. One way to avoid this premature
breakdown is to make sure the drift region is depleted completely. That means the
slope of slanted oxide must be increased. The increasing of the slope leads to
Chapter3 Graded Oxide-bypassed Power MOSFET
61
breakdown voltage less than the theoretical value, which degrades the Ron,sp vs. Vbr
characteristics. Another way to avoid premature breakdown is reducing the doping
concentration in the drift region, which also degrades Ron,sp vs. Vbr characteristics.
Consequently, with w decreasing, Ron,sp vs. Vbr characteristics is improved, but further
decreasing of w can result in premature breakdown and degrade the Ron,sp vs. Vbr
characteristics. In addition, due to the effect of oxidation process, it is difficult to
achieve uniform doping in small-width drift region. Therefore, even the theoretical
analysis in the chapter 2 shows that with smaller w, we can obtain better Ron,sp vs. Vbr
characteristics, the practical simulations show different results. The optimal drift
region width at different voltage ratings (less than 600 V) is summarized in Table 3.1.
Table 3.1: Optimal drift region width at the voltage rating less than 600V
Vbr <180V [180V, 580V] [580V, 600V]
w 1.5µm 2µm 3µm
3.5. Sensitivity Analysis
Fig. 3.4 gives the optimal slope of the graded oxide sidewall in GOB devices.
However, we may not get the exact sidewall oxide slope in the practical fabrication.
Fig. 3.6 shows the percentage of the breakdown voltage to the global sidewall oxide
slope variation in the GOB structure. The slope variation is defined
as ( ) %100/ ×− optopt KKK , where Kopt is the optimal slope obtained from Fig. 3.4.
The data for GOB devices were obtained by simulating planar gate and trench gate
GOB devices with drift region width w varying from 1.5 µm to 4 µm. The devices
were designed to have breakdown voltages of 60V, 120V and 180V. The slope
variations were obtained by comparing the slope to the simulated optimal slope in Fig.
3.4, and the percentages of the breakdown voltage were calculated by comparing the
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voltage to the maximum breakdown voltage. This maximum breakdown voltage is































Fig. 3.6: Percentage of the breakdown voltage vs. the slope variation for GOB
devices.
It is clearly seen that for all the GOB devices, the breakdown voltage is not sensitive
to the positive variation in the oxide slope, which indicates a thinner bottom oxide.
Here a positive variation is generally allowed. A positive 50% slope variation
degrades the breakdown voltage for less than 20%. However, the breakdown voltage
is sensitive to the negative variation in the oxide slope, which indicates a thicker
bottom oxide. For planar gate devices, a negative 50% slope variation can degrade the
breakdown voltage by 30%. For the same amount of the slope variation for trench
gate devices, the degradation can be as high as 60%.
This can be explained as follows. For the trench gate GOB device with a large slope
(thin oxide), the breakdown happens at the bottom of the drift region as shown in Fig.
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3.7(a), because the thin oxide leads to the crowding of electric field at that corner.
Since the depletion in the drift region can still pinch off before the breakdown
happens, the reduction in the breakdown voltage is not substantial. With the slope of
the sidewall oxide decreasing, there is an optimal slope which makes the distribution
of the horizontal electric field uniform and the breakdown occurs in the middle of the
drift region (Fig. 3.7(b)). When the slope is less than the optimal value (thick oxide),
the breakdown point shifts to the top (Fig. 3.7(c)). This is because the thick oxide on
the bottom reduces the electric field insertion, and as a result, the drift region cannot
be fully depleted. The early breakdown occurs near the p-body/n-drift junction. This
is similar to the conventional device breakdown; thus the breakdown voltage
decreases.
(a) (b) (c)
Fig. 3.7: Breakdown points for different slopes of the sidewall oxide with given
drift region width w and doping concentration Nd (a) GOB NMOS device with a
slope 43% larger than the optimal one, breakdown voltage degrades 9%,
breakdown happens near drift region bottom due to the large electric field
therein; (b) GOB device with the optimal slope, breakdown happens inside the
drift region; (c) GOB device with a slope 40% smaller than the optimal one,
breakdown voltage degrades 23%, breakdown happens at the top of the drift
region.
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For trench gate devices the gate corner is much vulnerable to breakdown as compared
to planar gate devices. The lower breakdown voltage of trench gate devices is due to
the breakdown at the gate corner. Therefore the control of the slope variation, which
allows a balanced electric field distribution, is more important in trench gate devices.
From the simulation data, it shows that the sidewall oxide slope needs to be kept at
the positive side above the optimal slope for the trench gate GOB device design to
compensate process variations.
The above discussion is based on the simulations in which the oxide thickness tox,b
and tox,s in Fig. 3.1(b) were made equal. The shape of sidewall oxide can be obtained
by using the method to be discussed in section 5.5.
3.6. Reference Curves
From the theoretical analysis, GOB structure is the best choice for voltage from 60V
to 120V. However, due to the large process latitude it may become an alternative over
p-n column SJ structure in the medium to high voltage regime, such as from 120 V to
400 V. In this voltage range, the drift region length is usually smaller than 30 µm and
the oxide at the bottom of the sidewall is thinner than 2 µm. For higher voltage region,
the process becomes complicated since deeper Si trench etching and thicker thermal
oxide formation are needed in the device fabrication. Therefore, GOB devices with
breakdown voltage higher than 400 V are not advisable in consideration of the
process complication.
Based on the simulation results and above discussion, we summarize the parameters
of the GOB devices. Fig. 3.8 provides the design curves for the trench gate GOB
devices with a voltage range from 50 V to 450 V. The drift region width is designed
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as small as 1 µm for low voltage devices, such as for 60V devices. But for higher
voltage devices, larger drift region widths are required so that the device aspect ratio
L/w is less than 10 to keep the fabrication process less challenging. Important
parameters such as drift region length L, drift region width w, slope of the graded
oxide sidewall K and the specific on-state resistance Ron,sp for the given breakdown




















































































































Fig. 3.8: (a) Drift region length L and drift region width w vs. breakdown voltage
Vbr relationship; (b) Specific on-state resistance Ron,sp and slope of the graded
Chapter3 Graded Oxide-bypassed Power MOSFET
66
oxide sidewall vs. breakdown voltage Vbr relationship for GOB devices with
trench gate NMOS design.
Fig. 3.8 is a good reference for the trench gate GOB power NMOS device design. For
example, for a given voltage requirement, we can achieve the optimized device
dimensions and estimate the specific on-state resistance achieved using this design
without doing the time-consuming simulation work. For better understanding, more
detailed case study is presented in the Section 3.8.
3.7. Fabrication Issues
The graded oxide formation is the key process in the GOB device fabrication. Several
methods have been reported to make the graded oxide sidewalls [90]-[97]. For
vertical GOB devices, more practical process to form this graded oxide sidewall is
reported in [80]. First, a Si trench is etched, and then thermal oxide is grown along the
bottom and sidewall of the trench; after that, a sacrificial material is filled in the
trench as shown in Fig. 3.9(a). Second, wet-etch the sacrificial material. The process
is to etch both sacrificial material and the sidewall oxide as shown in Fig. 3.9(b). The
etchant must be carefully chosen to have a higher etch rate for sacrificial material and
lower etch rate for thermal oxide, so that sacrificial material is etched vertically and
thermal oxide is exposed and etched away laterally and thus forming a linearly graded
oxide sidewall. The final step is to refill the trench with conducting materials, such as
doped poly and to proceed for planarization as shown in Fig. 3.9(c).
Proper selection of sacrificial materials and the etchant selectivity are most important
in the vertically graded oxide sidewall formation. In theory, the selectivity of the
sacrificial material over oxide (Rsacrifical/Roxide) is the slope (K) of the graded oxide
sidewall. Etchants which have a pre-determined selectivity between materials etched
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are used to control the slope of the oxide sidewall, such as between 8 and 25 in Fig.
3.8 (b). Extensive survey has been done on the suitable sacrificial materials and
etchants, which are summarized in Table 3.2 [98][99].
(a) (b) (c)
Fig. 3.9: The formation of slanted sidewall oxide for vertical structure: (a) Poly-
Si fills the oxidized trench, (b) Etching (Rpoly/Roxide=K), (c)Refill poly-Si.
PECVD oxide and PSG are suitable for filling shallow trenches, particularly for
trench depths less than 2 µm; and LPCVD ploy is eligible for filling deeper trenches.
For silicon etchant (126HNO3 : 60H2O : 5NH4F), the selectivity can be controlled by
varying the ratio of HNO3 and NH4F. The ratio of NH4F can be increased to enhance
the etch rate of oxide, since the HF concentration is increased in the solution. And the
ratio of HNO3 can be increased to enhance the etch rate of poly. This is due to the
enhancement of the oxidation process occurring on the Si surface; with the formation
of more Si2+ ions, which accelerates the Si etch rate [98]. Moreover, selectivity can be
made tunable by changing the doping level in the poly (or PSG). Heavily doped poly
has a faster etch rate, and thus a larger selectivity of poly over oxide in the silicon
etchant. PSG with a higher Phosphorus composition or less annealing
time/temperature has a faster etch rate in the HF solution, and results in a larger
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perfectly without voids. Voids or boundary in between the filled sacrificial material
can accelerate the etch rate and make the final oxide profile unpredictable.
3.8. Case Study
In this section, 80V, 120V and 180V trench gate GOB devices have been designed
based on the reference curves and the above discussions. 120V device is presented in
detail to explain the design methodology.
For 120V trench gate GOB NMOS device, the device drift region length L and width
w can be obtained from Fig. 3.8 (a), which is around 5 µm and 2 µm, respectively.
Based on Eq.(2.19), the drift region doping concentration Nd for 2 µm drift region
width devices is 2×1016 cm–3, and from Fig. 3.8 (b), the optimal slope of graded oxide
sidewall K is 10.5.
Table 3.2: Possible sacrificial materials and etchants for the formation of the








































































PSG annealed 4400 4.4
Oxide PECVD unannealed 4900 4.9
5:1BHF
( 5NH4F:HF ) Room
Temperature (RT)
1000
PSG unannealed 6800 6.8
10:1 HF
( 10H2O:1HF ) RT
230 PSG annealed 4700 20.4
Oxide PECVD unannealed 1000 11.5





PSG annealed 1700 19.5
25:1 HF
( 25H2O:1HF ) RT
97 PSG annealed 1500 15.5
Titanium etchant
( 20H2O:1H2O2:1HF ) RT
120 PSG annealed 2100 17.5
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To fabricate the graded oxide illustrated in Section 5.7, silicon etchant (126HNO3 :
60H2O : 5NH4F) with undoped poly as sacrificial material in Table 3.2 can be chosen
for this graded oxide wall formation. The selectivity of the etchant for poly over
thermal oxide is 11.5. It etches poly vertically and thermal oxide laterally to get a
graded oxide with a slope of 11.5, which is 9.5% higher than the optimal value. Based
on Fig. 3.6, positive 9.5% slope variation degrades breakdown voltage for about 5%.
Therefore, this silicon etchant is a suitable candidate for the graded oxide formation
for the 120V GOB device.
Steps for making the graded oxide wall using silicon etchant and poly are described as
follows.
(a) 6 µm trench etching
The GOB trench depth is equal to the p-body depth dp plus the drift region depth L.
The drift region length for 120 V trench gate GOB device is around 5 µm from Fig.
3.8 (a); therefore the required trench depth is around 6 µm, including the p-body depth
which is around 1 µm.
(b) 0.77 µm thermal oxide growth
To leave 0.2 µm oxide on top of the trench (tox,t), oxide thickness tox,b lining on the
trench sidewall and bottom in Fig. 3.1(b) is around 0.77 µm, which is calculated from
toxpbox tKdLt ,, /)( ++= .
(c) Poly deposition and etched back
Deposit poly so that it fills the trench, and then etch back poly.
(d) Wet etching
Etch time is around 60 mins based on the etch rate of 1000A/min for poly etching in
Table 3.2. The slow etching process makes the control easier.
(e) In-situ doped poly deposition and planarization
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Refill the trench with doped poly, and then planarize it.
For 120V device using this design, the specific on-state resistance is 4.1
10-4 Ω-cm2.
Table 3.3 summarizes the device dimensions and performance parameters for 80V,
120V and 180V trench gate GOB devices designed using this methodology.
The performance of these devices is shown in Fig. 3.10 so that it can be compared to
the ideal unipolar Silicon limit. Triangular points show the devices performance with
optimal slope designs, and round points show the device performance when the
silicon etchant (126HNO3 : 60H2O : 5NH4F) [99] is chosen to form the graded oxide.
Both of them show the improvement over the ideal unipolar Silicon limit.
Ideal unipolar silicon limit [4]
p/n column SJ (Chapter 2, Fig2.15)
GOB devices with optimum slope





























Fig. 3.10: Comparison of the performance of designed GOB devices to the ideal
unipolar Silicon limit.
3.9. Summary
In this chapter, further simulation analyses have been done to explore the design of
GOB device. Based on the simulation, device performance sensitivity to the graded
oxide slope variation was addressed, and the data were presented as references for
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GOB device design to achieve breakdown voltage from 50 V to 450 V. The
fabrication issues have also been discussed and the possible sacrificial materials and
etchants for making the vertically graded oxide sidewall were listed in the paper.
Design cases for 80V, 120V and 180V trench gate GOB device were illustrated to
highlight the device design methodology. The GOB superjunction devices offer a
promising alternative to SJ devices in the design of power MOSFETs for the medium
voltage application.
Table 3.3: Summary of device dimensions and performance parameters for 80V,







Drift region length L (µm) 3 5 9
Drift region width w (µm) 1.5 2 3
Graded oxide slope K 20 10.5 10
Trench depth L+dp (µm) 4 6 10
















Specific on-state resistance (Ω-
cm2)
1.8x10-4 4.1x10-4 9.8x10-4
Possible etchant Silicon etchant
( 126HNO3 : 60H2O : 5NH4F )
















above etchant Specific on-state resistance (Ω-
cm2)
1.8 x10-4 4.1x10-4 9.8x10-4





GOB devices have a uniform electric field in the drift region. However, many efforts
need to be done to find out the suitable etchants and sacrificial materials to form a
vertical graded oxide sidewall as discussed in Chapter 3.
A novel structure with a Slanted Oxide-Bypassed (SOB) design, proposed in this
chapter, can be an alternative to the other OB structures. This SOB structure has a
uniform drift-region electric field distribution, and thus an improved breakdown
voltage. Moreover, the larger conduction area due to the SOB sidewalls contributes to
a smaller on-state resistance.
4.1. Device Structure and Analysis
The SOB structure, as shown in Fig. 4.1, is formed using two slanted deep trenches
along the drift region. Oxide with controlled thickness is grown along the deep trench
sidewall and bottom. The trenches are then filled with conducting material (metal or
polysilicon). The contact is shorted to the source of the MOSFET to have the ground
potential or separated to be a control electrode. As OB devices, a lateral depletion
and insertion of lateral field in the drift region occurs in the OFF state. In the
conventional OB structure (Fig. 2.7), the oxide thickness and drift region width are
uniform, therefore during the OFF state, the lateral electric field is highest at the
bottom of the drift region, and the breakdown happens there. In contrast, in the SOB
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structure (Fig. 4.1), the area needs to be depleted increases with the drift region depth.
This just matches the increased lateral electric field from the oxide sidewalls. As a
result, the electric field in the middle of the drift region becomes uniform, which helps































Fig. 4.1: Trench gate power NMOS with the drift region as Slanted OB
structure.
The performance of such a device depends on the slope of the slanted oxide. The
optimal slope of the slanted oxide can be obtained for the desired performance. Three
assumptions have been made to simplify the analysis and derive the optimal slope of
the SOB devices:
(a) At an arbitrary point (x , y) in the drift region along the oxide sidewall, for a
small vertical distance dy, as shown in Fig. 4.1, poly-Oxide-Si structure can be
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where dQ is the charge across this incremental capacitor, Vox(y) is the voltage drop
across the oxide at y, Cox is the capacitance and tox is the sidewall oxide thickness.
Usually the tapered angle of the SOB sidewalls is larger than 87º; therefore, this
assumption is acceptable.
(b) The lateral electric field produced by voltage drop across the oxide from both


















wLqNQ dtotal += . (4.3)
where Nd is the drift region doping concentration, w, L are the drift region width and
length, respectively, K is the sidewall oxide slope.
(c) The electric field in the fully depleted drift region along the oxide sidewall is
uniform except for the very small part near the p-body and the n+ substrate. For
L/w>>1, we can then assume that the potential at any location in the drift region along
the oxide sidewall can be expressed as a linear function of the vertical distance from
the p-body/n-drift region junction as
yEyV ave ⋅=)( (4.4)
Eave is the average electric field in the drift region along the oxide sidewall. When the




Eave can be estimated from the 2D device simulation results as shown in Fig. 4.2:
)2.1106.2/( 3 +×= LEE cave (4.6)
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Since the derivation is simplified and based on the above assumptions, this equation is
not suitable for the accurate K value calculation, but it can clearly show the
relationship of K with the device drift region doping concentration and device
dimensions. K increases when the drift region doping concentration increases. Larger
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Fig. 4.2: Simulated Ec/Eave vs. L for different drift widths. Simulation has been
done by using 2D device simulator MEDICI.
4.2. Device Simulation
Device simulations using MEDICI have been done to investigate the performance of
the SOB devices. OFF state equivalent diodes were used to simulate the ideal OFF
state device performance. Fig. 4.3 shows the equi-potential lines at 5V interval in the
OB and SOB device drift region at the onset of the breakdown. Both of the devices
have a drift region width of 1µm and length of 6µm, and the drift region doping
concentration of 4.5×106cm-3.
The simulation results for OB and SOB devices are also listed in Table 4.1. From Fig.
4.3 and Table 4.1 we can see that, when the OB sidewalls are slanted to be 88º, the
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breakdown voltage of the device increases by 10 V. Moreover, the optimal oxide
thickness of the OB sidewalls is reduced from 0.4 µm to 0.29 µm. The total device
area does not increase because of the slanted oxide sidewall. The drift-region doping
concentration of the SOB devices is at the same level of the OB devices, but with a
larger conduction area, consequently, the on-state resistance of SOB devices is
reduced as shown in Table 4.1.
Fig. 4.3: Comparison of simulated vertical OB and SOB diodes at the onset of
breakdown using the 2D device simulator MEDICI. Parallel curves in the
respective drift region represent potential contours at 5V interval.
Table 4.1: Simulation Results for OB and SOB Devices





OB 87 6.0 x10-8 0.20 0.40 90
SOB 97 7.2 x10-8 0.19 0.29 88
The electric field in the middle of the drift region is plotted in Fig. 4.4. From the
simulation results, we can see that the electric field at the bottom of the drift region is
released and the one in the middle of the drift region is lifted up, the electric field
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distribution in the SOB device drift region becomes uniform. As a result, the SOB



























Fig. 4.4: Simulated electric field distributions i the middle of the drift region for
all superjunction devices discussed. The drift region width and length are 1µm
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Fig. 4.5: Simulated breakdown voltage vs. drift-region length relationship for OB
and SOB devices.
Chapter4 Slanted Oxide-bypassed Superjunction Power MOSFET
78
The simulated breakdown voltage vs. drift-region length relationship for the OB and
SOB devices is shown in Fig. 4.5. It is clearly seen that the breakdown voltage of the
SOB devices is proportional to the drift region length. This is different from OB
devices, which have breakdown voltage saturation as discussed in Chapter 2. The
simulation results show that for SOB devices, there is no voltage improvement over
OB devices at the low voltage range, because the OB devices with a small drift region
length have an almost uniform electric field distribution in the drift region. The
breakdown voltage improvement of SOB over OB devices becomes more significant
after the breakdown voltage of OB devices saturates. The SOB devices extend the
voltage ratings of the OB devices and become feasible for higher voltage applications.
4.3 Comparison of Device Performance
The performance of SOB devices has been compared with the ideal unipolar Silicon
limit, other OB devices and SJ devices. From Fig. 4.6 we can see that SOB devices
achieve the best performance over OB, SJ and GOB devices in the low to medium
voltage range.
This can be simply explained. At the low voltage range, such as the voltage less than
80V, OB and SOB devices have a uniform electric field in the drift region and a small
device area, and thus better performance than other counterparts. SOB devices are
slightly better than OB devices. The advantage only comes from their larger
conduction area; but at the medium voltage region, such as the voltage from 80V to
120 V, the breakdown voltage of the OB devices gets saturated. SOB devices not only
have a uniform electric field over that of the OB devices, but also have a smaller
device area and a larger conduction area than those of SJ and GOB devices, therefore
a better performance. It is noticeable that the OB devices with a graded drift-region
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doping profile have an even lower specific on-state resistance than SOB devices;





































Fig. 4.6: Comparison of the performance of different devices with the drift
region width equal to 1µm. Ideal silicon unipolar limit [3], SJ and GOB lines are
the theoretical results; and points are 2D device simulation results.
4.4 Process Integration
To fabricate the SOB devices, one extra mask is needed (or without the extra mask,
the OB trench can be done in the trench isolation step). The main process steps for
making the vertical trench gate SOB device are listed in Table 4.2.
Table 4.2: Main Process Steps for Vertical Trench Gate SOB Devices
Tapered OB Si trench formation
OB oxide formation





Gate poly deposition and planarization
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Excessive sidewall passivation is popularly used for the tapered Si trench etching.
Usually, the tapered angle of SOB trenches is larger than 87 degrees. OB oxide can be
deposited or thermally grown. Thermal oxide is preferred because it is conformal and
with good quality. The device performance affected by the slanted OB angle variation
during the etching process can be compensated in the later oxide growth step by
adjusting the oxide thickness.
For lateral SOB device, the SOB can be patterned directly in the lithography step;
therefore, the processes for lateral SOB devices are easier.
4.5 Summary
In this chapter, a novel structure for power MOSFETs, called the Slanted Oxide-
Bypassed (SOB) structure is proposed. The SOB device can further push the device
performance away from the ideal unipolar Silicon limit. It can outperform OB, GOB
and SJ devices in the low to medium voltage range, such as 120V with the device drift
region width smaller or equal to 1 µm. Combining the advantages of simple
fabrication processes, high breakdown voltage and low specific on-state resistance,
the SOB device promises to be an alternative to other superjunction devices for the
low to medium voltage applications. The SOB performance is sensitive to the slope
varition. In the industry, the Si trench angle can be well controlled within 0.5, which
is believed well enough for the SOB device fabrication.
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Chapter 5
Partial SOI SJ-LDMOS: Design and
Fabrication
Most reported experimental results for superjunction devices used vertical structures.
This is because except for inter-diffusion and charge imbalance problems, the lateral
superjunction devices implemented on the bulk Si substrate (Fig.1.10) also suffer
from the Substrate Assisted Depletion (SAD) [63]-[70], which makes the charge
balance control more difficult and thus limits the performance of the SJ-LDMOS
device. Many approaches proposed to modify the SJ-LDMOS structure as mentioned
in chapter 1 have made incremental improvements on the performance of the SJ-
LDMOS device on the bulk Si substrate, but they could not eliminate the substrate
assisted depletion completely. Hence, an insulated substrate is necessary. However,
there is a lack of experimental results in literature due to the technological bottleneck
and difficulties of requiring buried oxide thickness of at least 3-4µm in order to
completely block the substrate depletion and meet the constraint of the thermal
conductivity.
Partial SOI (PSOI) structure formed using trench etch and direct thermal oxide pinch
off technique can tailor the thick buried oxide easily [101]-[104] to meet the
specification and satisfy the thermal requirement as the channel region is in thermal
contact with the bulk Si. The PSOI process technology was initially developed for RF
LDMOS with the intention to minimize the drain to substrate capacitance for
efficiency enhancement. Together with the trench etch and polysilicon refill process,
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lateral SJ structure can be properly and conveniently integrated on the PSOI platform
on the bulk silicon substrate. Partial SOI SJ-LDMOS device and process technology
enables the making of SJ-LDMOS on bulk silicon substrate without sacrificing its
electrical and thermal performance. The technology provides the benefits of PSOI,
such as good substrate isolation, good heat dissipation and low cost [101]-[107], as
well as the advantages of SJ structure, such as high breakdown voltage and low
specific on-state resistance.
5.1 Structure of PSOI SJ-LDMOS
One figure of proposed partial SOI SJ-LDMOS structure is shown in Fig. 5.1.
SJ-LDMOS on PSOI structure is different from the conventional SJ-LDMOS (as
shown in Fig. 1.10) in the following two aspects:
APSOI Platform
PSOI platform helps to eliminate the substrate assisted depletion, and solve the self-
heating problem for the power devices on the fully insulated substrate. Heat can be
dissipated to the substrate through Si window under the source/p-body.
BOxide Inter-diffusion Barrier.
The most serious problem encountered in superjunction device fabrication is the
dopant inter-diffusion between p, n columns. The PSOI SJ-LDMOS overcome this
problem by adding a thin oxide layer between p and n columns, which works as a
diffusion barrier. When the device is working at the OFF state, the depletion between
the p, n columns is due to the charge coupling. Simulations have verified that the
superjunction concept still works with the insertion of the oxide barrier layer.































































Fig. 5.1: (a) Structure of SJ-LDMOS on the Partial SOI platform, (b) cross-
section AA’, (c) cross-section BB’, (d) cross-section CC’.
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5.2 Simulation of PSOI SJ-LDMOS
Process simulation and device simulation were done using 2D process simulator
TSUPREM4 [108] and 3D device simulator DAVINCI [109] to verify the PSOI SJ-
LDMOS device concept and optimize the device parameters. The device was first
simulated using cross-sections AA’ and BB’ (shown in Fig. 5.1(a) (b)) in
TSUPREM4. After that, the cross-section AA’ structure was imported to DAVINCI
and cross-section BB’ information was defined to simulate the device electrical
characteristics.
5.2.1 Process Simulation
The accurate numerical models, i.e. diffusion model PD. TRANS, oxidation model
VISCOELA and ion implantation MONTE CARLO model were used in process steps
to get more accurate simulation results.
Partial SOI is formed by using two-trench-etching and direct thermal oxide pinch off
technology [103] as shown in Fig. 5.2 (a-d), (detailed process steps are explained in
section3.3). After that, thin oxide layer is grown on the trench sidewalls to act as the
dopant inter-diffusion barrier (Fig. 5.2(e-f)). The poly is then deposited to fill the
trench and works as the p-column in the SJ device. As a result, the p-n column widths
wp and wn are pre-determined by the thermal oxidation characteristic to obtain the
continuous buried oxide as shown in Fig. 5.3. 46%/54%/ww pn ≈ . wt is slightly
smaller than wp, since the pad oxide and sidewall oxide will consume some of Si from
the sidewall.
After the p-n column widths were finalized, n column concentration was calculated
according to eq. (2.5). And p column doping concentration was adjusted accordingly
based on relationship of wn·Nd=wp·Na. After that, the p, n column concentration is
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Fig. 5.2: Key process steps of the partial oxide platform formation: (a) Oxide/
Nitride/Oxide triple hard mask formation and 1st trench etch, (b) pad Oxide and
Nitride deposition, (c) Nitride anisotropic etching and 2nd trench etch, (d)
continuous buried Oxide formation by thermal oxidation, (e) hard mask
removal, (f) 500Å sidewall oxide inter-diffusion barrier growth.
Three groups of the p n column widths and doping concentration used in the
fabrication are listed in Table 5.1. The minimum n column width was 0.6µm, and the
corresponding maximum doping to achieve in the fabrication was 7.73×1016cm-3.
0.8µm and 1.0µm n column width devices were also designed with lower doping
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Fig. 5.3: Simulated p-n column width for obtaining the continuous buried oxide
(AA’ cross section in Fig. 5.1(b)).
Table 5.1: Simulated p-n column width and doping concentration.
p conc. Na (cm-3) 1.87×1016 2.72×1016 3.50×1016
n conc. Nd (cm-3) 4.20×1016 5.16×1016 7.73×1016
p col. wp (µm) 1.50 1.29 1.02
n col. wn (µm) 0.98 0.79 0.61
5.2.2 Device Simulation
After the process simulation, the resulted cross-section AA’ structure and doping
profile were imported to device simulator DAVINCI to obtain the electrical
characteristics. DAVINCI accepts 2D cross-section structure exported from





Off-state simulation is to test the breakdown voltage of the device. Diode was used in
the simulation to get the ideal breakdown voltage. The doping concentration was
obtained from Table 5.1. The cross-section AA’ saved from TSUPREM4 (shown in
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Fig. 5.1(b)) was imported. Fig. 5.4 shows the potential distribution for the off-state
equivalent diode of the SJ-LDMOS at the onset of breakdown.
Fig. 5.4: Off-state equivalent diode (with p n column width of 1.6µm and 1.0µm
and n-column doping concentration of 4.2×1016 cm-3) at the onset of breakdown.
The breakdown voltage was 126V. The equi-potential lines are solid lines at 10V
interval. The impact ionization contours are solid circles. The depletion
boundary lines are dashed lines.
The solid lines are the equi-potential lines and the dash lines are the depletion region
boundary. It is seen that the drift region is fully depleted and the potential is equally
distributed at the onset of the breakdown. Owing to the thick buried oxide (about
4µm) used, the potential lines only distributed in the drift region and the buried oxide.
There was no potential line spread into the bulk Si. The impact ionization contours




For the on-state simulation, cross-section BB’ was imported to DAVINCI and p, n
columns were defined in the third direction as shown in Fig. 5.5.




Fig. 5.5: On-state structure formed by importing cross-section BB’ to DAVINCI
(a) Full structure (b) Structure cut along certain Y plane to show p, n columns.
The on-state resistance was extracted when gate voltage was 20V and drain voltage
was 0.5V. The specific on-state resistance of the device with n column width of 1µm,
drift region length of 5.5µm, SOI thickness of 1.5 µm was 1.61mΩ-cm2. The specific
on-state resistance can be further reduced by increasing the SOI thickness d (in Fig.
5.1(a)), such as 1.21 mΩ-cm2 at SOI thickness of 3 µm. More simulation data are
listed in Table. 5.2.
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Table 5.2: Device simulation results.
p conc. Na (cm-3) 1.87×1016 1.87×1016 3.50×1016 2.72×1016
n conc. Nd (cm-3) 4.20×1016 4.20×1016 7.73×1016 5.16×1016
p col. wp (µm) 1.50 1.50 1.02 1.29
n col. wn (µm) 0.98 0.98 0.61 0.79
Drift region length (µm) 5.5 5.5 6 6
SOI thickness (µm) 1.5 3 1.5 1.5
Breakdown voltage (V) 128 126 112 111
Specific on-state resistance (mΩ·cm-3) 1.61 1.21 1.50 1.77
5.3 Proposed Process Steps
Proposed device concept integrates the superjunction, LDMOS and partial SOI
technologies together, which makes the fabrication process very challenging. There is
plenty of process and device simulation work involved even for a decision on a single
process step. And more detailed process simulations were needed to fine tune the
process conditions.
The process for the PSOI SJ-LDMOS was divided into four sequential parts: A)




Deep trench oxide isolation was used in the PSOI SJ-LDMOS fabrication. The
location of the isolation columns is critical since it helps to define the last n column as
shown in Fig. 5.6. The wrong n column dimension may cause the device pre-mature
breakdown.
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Fig. 5.7: Deep trench oxide isolation formation: (a) 3.5 µm deep trench Si etch,
5500Å wet oxidation and 6000Å TEOS deposition; (b) oxide CMP or etch back.
The isolation was formed by 3.5 µm deep Si trench etching, followed by the 5500Å
wet oxide growth. Then 6000Å TEOS was deposited to fill the gap, after that CMP or
etch back was done to planarize the surface, as shown in Fig. 5.7.
B. PSOI Formation
To form the partial SOI platform, first Oxide/Nitride/Oxide (1500Å/1500Å/4000Å)
triple hard mask layers were deposited, followed by patterning and first 1.8µm Si
trench etch as shown in Fig. 5.8 (a). Then another layer of 1000Å LPCVD Nitride
with 100Å pad oxide was deposited and anisotropically etched as shown in Fig.
5.8(b). The Si islands left are the n-columns in the SJ structure. The Nitride on the
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trench sidewall protects the top Si islands from the oxidation. After that, second
4.2µm Si trench was etched (Fig. 5.8(c)), followed by the long time wet oxidation to
form the buried oxide (Fig. 5.8(d)). The thickness of the buried oxide is determined
by the second trench depth. The trench width needs to be designed carefully, so that
the continuous buried oxide can be formed. The oxidation condition needs to be






(a) Oxide/Nitride/Oxide (1500Å/1500Å/4000Å) hard mask stack formation




(b) Pad Oxide/Nitride (100Å/1000Å) deposition;



















(d) Thermal oxide growth;
Fig. 5.8: Partial SOI platform formation: (a)Oxide/Nitride/Oxide (1500Å / 1500Å
/ 4000Å) hard mask stack formation and first 1.8µm Si trench etch (Mask 2
PSOI trench mask) (b)Pad Oxide/Nitride (100Å/1000Å) deposition;




SJ p-n Columns Formation
After removing the top Oxide/Nitride hard mask, tilted Phosphorus implantation was
done to adjust the n-column doping concentration (Fig. 5.9(a)). After the
implantation, 500Å dry oxide was grown as a diffusion barrier as shown in Fig.
5.9(b). One mask (mask 3) was needed here to pattern the oxide to connect the
polysilicon to be filled later to Si as shown in Fig. 5.9(c). 3000Å polysilicon was then
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deposited into trenches and received tilted Boron implantation to adjust the p-column
doping. Another 8000Å polysilicon was deposited after the implantation to fill up

































(c) 3000Å conformal poly-Si deposition and Boron tilted implantation;















(d) 8000Å Poly-Si refill and planarization
Fig. 5.9: SJ p-n columns formation. (a) Hard mask removal and n-column
Phosphorus tilted implantation; (b) Open a contact window for p-body and p-
poly (Mask 3: Oxide removal mask); (c) 3000Å Conformal poly-Si deposition




After the SJ p-n columns formation, remaining process steps to form the gate, source
and drain are the same as those in the conventional LDMOS process. The gate stack
















(a) Gate stack (375Å gate oxide/ 3000Å poly) formation and gate patterning
(Mask 4. Gate mask)

































(c) Source/Drain implantation and annealing, followed by contact etch, Si-Al
PVD deposition and Al etch (Mask 6-10)
Fig. 5.10: SJ-LDMOS formation: (a) Gate stack (375Å gate oxide/3000Å poly)
formation and gate patterning (Mask 4 Gate mask); (b) P-body implant and
combine drive-in for 15mins at 1100 ºC (Mask 5 p-body mask); (c) Source/Drain
implantation and annealing, followed by contact etch, Si-Al PVD deposition and
Al etch (Mask 6-10).
Then, p-body was implanted, followed by p-n columns/gate poly/p-body combine
drive-in at 1100ºC for 15mins (Fig. 5.10(b)). Next steps are the source and drain
implantation and annealing at 1000ºC for 15mins. Finally, 1µm PSG was deposited,
contacts were etched, and then metal was deposited and patterned (Fig. 5.10(c)).
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5.3.2 Process Flow
As a summary, simplified process flows are listed in Table 5.3.
Table 5.3: Process flow for planar gate PSOI SJ-LDMOS.
Process Flow A Isolation
Process Flow B PSOI formation
Process Flow C Superjunction structure formation
Process Flow D Gate formation
Process Flow E P-body formation
Process Flow F Source/Drain formation
Process Flow A (Isolation)
Cleaning & wafer pre-treatment
3000Å Oxide hard mask deposition
Mask 1: Isolation Mask
3.5µm Si trench etch
5500Å wet oxide growth
6000Å LPTEOS deposition
CMP/ etch back planarization
Process Flow B (PSOI formation)
1500Å Oxide/1500Å Nitride /4000Å oxide triple hard mask formation
Mask 2: PSOI Mask
First 1.8µm Si trench etch
Sidewall protection 100Å Oxide/1000Å Nitride deposition
Anisotropic vertical Nitride/oxide etch
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Second 4.2 µm deep Si trench etch
Oxide growth to form the continuous buried oxide
1150 º C dry oxide 10mins + wet oxide 60mins +
Split 1: 1050 ºC wet oxide 180mins
Split 2: 1050 ºC wet oxide 240mins
Split 3: 1050 ºC wet oxide 300mins
(Recipe details will be explained in section 3.5.1. Three splits for three different
dimension devices.)
Global Oxide/Nitride hard mask removal
Process Flow C (SJ p, n columns formation)
n-column Phosphorous tilted implantation
(3splits corresponding for different device dimensions)
split1:Species: Phos, Dose: 2.2×1012cm-2 , Energy:150K, Tilt angle +30 º and -30 º,
rotate=90º
split2:Species: Phos, Dose: 2.6×1012cm-2 , Energy:120K, Tilt angle +30 º and -30 º,
rotate=90º
split3:Species: Phos, Dose: 3.2×1012cm-2 , Energy:50K, Tilt angle +30 º and -30 º,
rotate=90º
500Å sidewall oxide growth
Mask 3: Oxide removal Mask
Wet etch sidewall oxide
Conformal 3000Å polysilicon deposition
Phosphorous tilted polysilicon implant
(3splits corresponding for different device dimensions)
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split1:Species:Boron, Dose: 2.0×1012cm-2 , Energy:60K, Tilt angle +22º and -22º,
rotate=90º
split2:Species: Boron, Dose: 2.8×1012cm-2 , Energy:60K, Tilt angle +22º and -22º,
rotate=90º
split3:Species: Boron, Dose: 3.8×1012cm-2 , Energy:60K, Tilt angle +22º and -22º,
rotate=90º
8000Å polysilicon deposition
1µm poly CMP/etch back, stop on oxide
Process Flow D (Gate formation)
Oxide hard mask removal
500Å sacrificial oxide growth
Sacrificial oxide etch
375Å gate oxide growth, 3000Å gate poly deposition
Gate poly implant
Species: Phosphorus, Dose: 3×1015cm-2 , Energy:40K, Tilt angle 7º
Mask 4: Gate Mask
3000Å gate poly etch, stop on oxide
Process Flow E (P-body formation)
Mask 5: p-body Mask
P-body implant
Species: Boron, Dose:7×1013cm-2 Energy: 120K tilt angle: +11 º, -11 º
p-body, drift region combine drive in at 1100ºC for 15mins
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Process Flow F (Source/Drain formation)
Mask6: Source Mask
Source implantation
Species: As, Dose: 5×1015cm-2 , Energy: 200K, tilt angle: 7 º
Mask7: Drain Mask
Drain implantation
Species: Phosphorus, Dose: 1×1014cm-2 , Energy: 120K, tilt angle: 7 º
Species: As, Dose: 5×1015cm-2 , Energy: 200K, tilt angle: 7 º
Mask8: P+ implant Mask
Boron implantation
Species: Boron, Dose: 3×1015cm-2 , Energy: 40K, tilt angle: 7 º
Source/Drain annealing at 1000ºC for 15mins
1µm USG deposition
Mask 9: Contact Mask
Contact etch
250Å TaN/ 1µm Si-Al deposition
Mask 10: Metal mask
Metal etch
3000Å USG/3000Å Nitride deposition
Mask 11: Passivation mask
Pad opening
Chapter5 Partial SOI SJ-LDMOS: Design and Fabrication
100
5.4 Mask Layout
Compared to the conventional LDMOS fabrication, one additional mask (Partial SOI
formation Mask 2) is required for the partial SOI platform formation; another mask
(Mask 3) is for opening the p column and p-body contact window. There are totally
11 masks involved in the fabrication including the isolation mask and final
passivation mask.
5.4.1 Mask Layout for Individual Devices
As representatives, mask layout for the individual planar gate device with fixed p, n












(a) Cross-section view of device together with masks;















































(b2) Mask layout for SJ-LDMOS structure with PSOI mask design 2;
Fig. 5.11: Individual PSOI SJ-LDMOS device mask layout. (a) Cross-section
view of device together with masks; (b1) Mask layout for SJ-LDMOS structure
with PSOI mask design 1;(b2) Mask layout for SJ-LDMOS structure with PSOI
mask design 2.
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25×16 or 50×16 OB-LDMOS single cells were paralleled to share the same electrical
pads. The number of single cells determines the current ratings. Device active region






Fig. 5.12: Device layout.
5.4.2 Mask Floorplan
We designed devices with different drift region length of 6 to 8µm to vary the device
breakdown voltage. Each group was with three different current ratings. P-n column
widths were also varied from 0.6µm to 1.7µm to compensate the process deviation.
And the different buried oxide locations as shown in Fig. 5.10 (b1) and Fig. 5.10 (b2)
were designed. The device that goes through the same PSOI and poly refill process
but without opening the contact of the p-poly and p-body was also designed. It
behaviours as the conventional device but located on the PSOI platform, which was
considered as the control device for the performance comparison. These control
devices receive the same drift region implant dose as other SJ devices. Therefore,
breakdown voltage is used to compare the SJ and control device performance since
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they are having the same drift region doping concentration. The floorplan for the SJ
device mask layout is shown in Fig. 5.13.
Fig. 5.13: Mask floorplan design for PSOI SJ-LDMOS fabrication.
5.5 Device Fabrication
Devices were fabricated in Institute of Microelectronics (IME) Singapore with an 8-in
process line. Even though the process to form the partial SOI (PSOI) platform using
deep trenches was done before at IME, it was in the 6-in Fab. Therefore, all the
recipes for this process need to be re-developed from the scratch. The starting wafers
were n
-/p+ epi wafers with the epi layer thickness of 14µm and the resistivity of
12Ω·cm. It is for preventing the p+ substrate dopant out diffusing into the active
region during the long time thermal cycle in the process to use such thick epi layer.
The whole process was divided into four short loops. One is the formation of
isolation, another one is the PSOI platform formation; the third one is the
superjunction p-n columns formation, and the last one is the p-body formation. Once
the short loops were finalized, the integration run took place immediately.
5.5.1 Short Loops and Key Process Steps
There are some important design and process considerations for the PSOI SJ-LDMOS
fabrication.
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A. Short Loop for Deep Trench Isolation
Deep trench isolation needs to be designed and well controlled in the process so that it
terminates exactly at the last half n-column. This is to meet the superjunction charge
balance requirement in this region and minimize the possibility of termination
breakdown. Dimensions were obtained from the simulation. But there must be
variations in the litho and etch process steps. This brings difficulties to obtain perfect
deep trench isolation. Process fine tuning was done to achieve the best process
conditions. Isolation trench was 3.5 µm deep so that it can touch the buried oxide to
completely isolate the active region.
B. Short Loop for Partial Buried Oxide Formation
(a) PSOI trench width control during the lithography and etching process.
The CD control in the litho and etching steps is very important during the PSOI trench
formation, because the dimension of the PSOI trench is very critical to form a
continuous buried oxide. The PSOI trench width wt (in Fig. 5.2) need to be well
designed and controlled in the process in order to achieve a continuous thermal oxide.
(a) PSOI trench space FICD smaller than the target
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(b) PSOI trench space FICD larger than the target.
Fig. 5.14: PSOI formed with not well controlled PSOI trench CDs: (a) PSOI
trench space FICD smaller than the target, (b) PSOI trench space FICD larger
than the target.
Figure 5.14 shows the PSOI formed with not well controlled PSOI trench FICD. For
Fig. 5.14(a), Si left un-oxidized after the buried oxide formation, which may cause
additional substrate depletion and degrade the superjunction device performance. For
Fig. 5.14(b), gap is left in the buried oxide region. The gap can be easily opened by
the later wet oxide etch/clean steps, which causes not only thinner buried oxide, but
also irregular poly profile due to poly trapped in the deep trenches. This will cause
charge imbalanced and thus degrade the superjunction device performance.
The process window to achieve continuous buried oxide is narrow. wp’/wn’=56%/44%
needs to be satisfied. The device p-n column width wp and wn are slightly different
from wp’ and wn’ and also from wt. Therefore, the p-n column doping concentration
needs to be adjusted by simulation according to the actual p-n column widths.
However, there are always process variations. Oxide/Nitride/Oxide (ONO) footing
can be seen after this thick triple layers etching as shown in Fig.5.15. This affects line
and space CDs. Focus Exposure Metrix (FEM) was used to tune the DICD in the litho
process on the test wafer to obtain the optimal litho recipe to compensate the etch CD
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variation. Besides, etch recipe was also fine tuned to reduce the footing. This can
reduce the risk of spacer Nitride necking during spacer Nitride etch and 4.2µm Si etch
(Fig. 5.8(c)) as shown in Fig. 5.15. Necking can cause Nitride cracking during long
time wet oxidation in the later process (Fig. 5.8(d)), which results in fully oxidized Si
islands.
Fig. 5.15: SEM picture to show the O/N/O footing and Nitride spacer necking
(process step illustrated in Fig. 5.8 (c)).
(b) Buried oxide formation
Large stress induced by the long time and high temperature thermal oxidation for the
buried oxide formation makes the wafer surface uneven. This is even worse at the
edge of the active region, which brings lots of difficulties for the later process steps.
Besides, Nitride spacer may crack during the high temperature oxidation and cause
the Si columns to be oxidized completely.
Therefore, there is a need to develop the oxidation recipe to minimize the thermal
budget. From the process simulation we found that, after high temperature oxidation
and before oxide pinch-off from both sidewalls (as shown in Fig. 5.16(a)), further
high temperature process doesn’t help to increase the oxidation rate. Further high
spacer nitride
footing
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temperature thermal oxidation will speed up the distortion of the Si on the buried
oxide, but not help to accelerate the pinch-off of the buried oxide.
Fig. 5.16: Simulated buried oxide formation: (a) 1150ºC 10mins dry oxide + 1150
ºC 60mins wet oxide; (b) 1150ºC 10mins dry oxide + 1150ºC 60mins wet
oxide+1050ºC 180mins for smallest dimension devices.
Therefore, we break our buried oxide oxidation process into two main stages. High
temperature (1150ºC) wet oxidation is done first. When trenches with smallest
dimensions are about to pinch off, lower temperature (1050ºC) wet oxidation is
implemented. In the second stage (1050ºC), the oxidation at the buried oxide region is
not controlled by the temperature but the flow rate. Therefore, 1050ºC is good enough
for the oxidation. The switch point is determined by the simulation and existing
experimental data. The simulated data and experimental data (from IME and our
SEMs) for wet oxidation at 1150ºC are shown in the Fig. 5.17.
Based on both simulation and experimental data, 60mins was chosen as the
temperature switch point for all the devices. First, 1150ºC 10mins dry oxide plus
60mins wet oxide were used to grow 0.82µm oxide, then lower temperature 1050ºC
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was used for further oxidation for 180mins, 240mins or 300mins to achieve
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Fig. 5.17Simulation data and IME experimental data.
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(b) top-view SEM.
Fig. 5.18: SEM images for the formed buried oxide (a) cross-section SEM; (b)
top-view SEM for process step illustrated in Fig. 5.8 (d).
(c) PSOI hard mask removal
After the buried oxide growth, hard masks such as Oxide/Nitride/Oxide triple layers
on the Si and Nitride/Oxide on the trench sidewall need to be etched. It was difficult
to remove the hard mask oxide but without affecting the buried oxide as shown in Fig.
5.9(a). The process needed to be very carefully done. Dry oxide etch was used to
minimize the buried oxide loss. However, it doesn’t help to remove the thick spacer
Nitride (1000Å) on the trench sidewall. The surface of this Nitride layer was believed
to be oxidized during the long time high temperature buried oxide formation process.
As a result, wet oxide etch (HF etch) was done first to ensure the surface oxide
cleared, which again caused the buried oxide loss. In addition, the etch rate of the
sidewall Nitride in the PSOI trenches is 3-4 times slower than the surface Nitride.
Longer etch time (4-5 times) may be used to completely remove the sidewall Nitride.
It is a very critical step, etch recipes need to be optimized to minimize the buried
oxide loss.
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C. Short Loop for Superjunction p-n Columns
(a) Contact opening for connecting the p-poly and p-body
Fig. 5.19: PR opening using oxide removal mask to etch the oxide for p-body and
p-poly connection for process step illustrated in Fig. 5.9(b).
Mask3 is designed to etch the 500Å oxide on the trench sidewall to connect p-poly
(deposited later) and p-body as shown in Fig. 5.9(b)&(d). Only wet etch can be used
here to etch the oxide on the sidewall as shown in Fig. 5.19. The mask should be
designed to have enough margins from the trench sidewalls so that there is no over
etch for the oxide in the p-n column sidewalls while etching oxide in the p-body
sidewall.
(b) Poly etch back
After trenches filled up by polysilicon, poly etch back was proceeded to planarize the
surface (Fig. 5.9(d)). The thickness of the LPCVD polysilicon deposited using lateral
furnace itself was not uniform, which makes the poly etch back control more difficult.
On one hand, the poly surface should be flat based on the requirement of the
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flat surface. Therefore, polysilicon CMP is recommended here if available, but it will
increase the process cost.
D. Short Loop for P-body Location
The p-body implant and drive-in recipe should be well developed. This is to ensure
that the p-body touches the buried oxide (shown in Fig. 5.1(a) and Fig. 5.20) in order
to completely eliminate the substrate depletion and minimize the leakage current.
Fig. 5.20: Simulation result on the p-body implant and drive-in condition.
P-body implant and drive-in condition are fine tuned to meet the above mentioned
requirement. Implant energy of 120KeV and tilt angle of 11º are used to increase the
junction depth and encroachment of p-body under gate poly. Because the layout of the
neighboring devices in the wafer are mirrored by each other, p-body tilt implant need
to be done twice with 180º difference to cover all the devices. Double dosage is noted
and considered in the simulation. High temperature drive in is implemented to further
drive the junction wider and deeper to achieve desired channel length of 0.9µm. In
addition, p n column dopant drive-in is also done in this step. Different p-body drive-
in time was used in the splits to find the optimal p-body implant and drive-in
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It is observed that this p-body drive-in process is a combined drive-in step. N-column






Fig. 5.21: SEM image showing the p-body location for process step illustrated in
Fig. 5.10(c).
5.5.2 Physical Parameters and Process Inspection
After overcoming all above mentioned difficulties, the device was finally fabricated.
Fig. 5.22: Top view SEM image of the device active region after the isolation and
PSOI formation for process step illustrated in Fig. 5.8(d).
Figure 5.22 shows the top view SEM image of the device active region after the deep
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isolation columns with the buried oxide is shown in Fig. 5.23. The deep trench oxide
isolation terminates at exactly the last half n-column, so that there is no extra
depletion from outside of the SJ structure.
Fig. 5.23: The cross-section SEM image of the isolation and buried oxide for
process step illustrated in Fig. 5.8(c).
The cross section AA’, BB’ and CC’ SEM images for the SJ p n columns of the
fabricated PSOI SJ-LDMOS are shown in Fig. 5.24 and Fig. 5.25(a)(b).
Fig. 5.24: The cross-section AA’ (in Fig. 5.1(b)) SEM image of the SJ p-n
columns with an oxide diffusion barrier formed on the PSOI platform for
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Fig. 5.25: Cross section SEM images of the fabricated PSOI SJ-LDMOS: (a)
SEM image for cross section BB’ (in Fig. 5.1(c)); (b) SEM image for cross section
CC’ (in Fig. 5.1(d)) for process step illustrated in Fig. 5.10(c).
5.6 Experiment Results and Discussion
5.6.1 Results for SJ Equivalent p-i-n Diode
The equivalent p-i-n diodes for the PSOI SJ-LDMOS device without using the gate
mask were demonstrated successfully. The breakdown voltage of a PSOI SJ diode
with a drift region length of 6µm and n-drift region doping concentration of
7.7×1016cm-3 (tilted implant with dose of 3.2×1012cm-2) was 96V. For another diode
with drift region length of 8µm and n-drift region doping concentration of
7.7×1016cm-3, the breakdown voltage was 120V. The drift region doping
concentration used for the above mentioned device is one order higher than the drift















(b) SEM image for cross section CC’ (in Fig. 3.1(d));
2µm
Source
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voltage (Table 5.4). The drift region doping concentration for the conventional
LDMOS is 4.5×1015cm-3 for the voltage of 97V and 3.4×1015cm-3 for the voltage of
120V, which are estimated from eq. (1.5).
Table 5.4: Comparison of drift region doping concentration for SJ p-i-n diodes
and conventional p-i-n diodes.
Equivalent p-i-n diode for PSOI
SJ-LDMOS
Conventional p-i-n diode
(concentration estimated from eq.
(1.5))
Breakdown voltage 97V 120V 97V 120V
Drift region doping
concentration
7.7×1016cm-3 7.7×1016cm-3 4.5×1015cm-3 3.4×1015cm-3
Moreover, measured breakdown voltage of the SJ diodes was proportional to the drift
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Fig. 5.26: Breakdown voltage vs. device drift region length for the SJ p-i-n
diodes. The breakdown voltage is proportional to the drift region length.
This implies that the electric field in the middle of the drift region was flat and a
uniform drift region electric field was achieved in the fabricated SJ devices. This is
different from the conventional LDMOS, in which the breakdown voltage depends on
the drift region doping concentration. For the given doping concentration, further
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increase in the drift region length of the conventional LDMOS will not help to
improve the breakdown voltage. The experimental results verified that the proposed
PSOI SJ device and technology un-bonds the breakdown voltage and drift region
concentration trade off relationship, hence can afford a higher drift region doping
concentration for a given breakdown voltage. A drift region resistance reduction of
90% is thus predictable.
There is no drift region implant mask designed for the conventional diode and
conventional LDMOS. Therefore, both SJ devices and conventional devices are
having the same drift region doping concentration after the blank Boron implant (Fig.
(5.9c)). Breakdown voltage is thus used to evaluate the device performance since both
SJ and conventional devices are having the same on-state performance.
As we know, optimal doping concentration for the SJ device is a function of the
device dimension. Fig. 5.27 shows the breakdown voltage versus the device
dimension for different n-column implant dose for the SJ diodes. The optimal dose for
the device with smaller pitch size is higher, i.e. doses of 2.2×1012cm-2 for pitch size of
2.6µm, 2.8×1012cm-2 for pitch size of 2.1µm and 3.2×1012cm-2 for pitch size of 1.6µm,
which matches the simulation results. This verifies the SJ theory (eq. (2.5)) that
smaller drift region width allows higher drift region doping concentration at a
particular breakdown voltage rating. Thus, small device pitch size is desired for a
higher drift region doping concentration to achieve a lower on-state resistance, which
is normally difficult to realize in the fabrication due to the serious p-n column inter-
diffusion. Owing to the thin oxide barrier in our fabrication, minimum device pitch
size of 1.6 µm with an n column drift region width as small as 0.6 µm was achieved.
Therefore, maximum drift region doping concentration of 7.7×1016cm-3 was achieved,
which promises a very low drift region resistance.


























Fig. 5.27: Breakdown voltage vs. device pitch dimension for different n column
implant doses for the SJ diodes, smaller drift region width allows higher drift
region doping concentration for a particular breakdown voltage rating.
5.6.2 Results for Planar Gate PSOI SJ-LDMOS
After the SJ p-i-n diode was demonstrated successfully, planar gate PSOI SJ-LDMOS
was fabricated by adding the gate stack and gate mask. The fabricated planar gate
PSOI SJ-LDMOS device had a channel length of 0.9µm and gate oxide thickness of
335Å. The breakdown voltage of the device under test was at 74.5V as shown in Fig.
5.28, which is 3.5 times of that of the control device. The control device refers to the
conventional LDMOS on the same wafer. The control device was designed to have
the same dimensions, drift region doping concentration, on-state performance and
PSOI platform with the SJ LDMOS device. DUT and control device should have the
same on resistance, but different blocking capability. In our study, breakdown voltage
is used to judge the device performance.














Fig. 5.28: Off-state performance for the tested SJ-LDMOS, SJ p-i-n diode and
control device, the breakdown voltage of the SJ-LDMOS is 3.5 times of that of
the control device.














Fig. 5.29: On-state performance for the tested SJ-LDMOS device.
The device under test had a pitch dimension of 1.6 µm, including the p-column width
wp of 1 µm and n-column width wn of 0.6 µm, drift region length L of 6 µm, SOI
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thickness d of 1µm, and gate width of 640 µm. The specific on-state resistance Ron,sp
measured was 2.82mΩ·cm2 at a current density of 177A/cm2 and gate voltage of 20V.
(a) (b)
Fig. 5.30: (a) Sidewall oxide wet etch with PR protecting unpatented area for
process step illustrated in Fig. 5.9(b).; (b) After poly etch back for process step
illustrated in Fig. 5.9(d).
From the results in Fig. 5.28, we found that the breakdown voltage for the SJ diodes
was higher than that of their corresponding SJ MOSFETs, such as 96V versus 74.5V
for devices with drift region length of 6 µm. The reason for the lower breakdown
voltage is believed to be the gate corner/oxide breakdown. There is large electric field
crowded around the gate over p-body region. The gate poly re-oxidation was done to
round the gate oxide corner during the source/drain annealing step. But it is still
believed to be a part of the reason for the low breakdown voltage. The poly re-
oxidation recipe needs to be further modified to have a thicker oxide. Moreover, it
was noted that after the p, n columns formation and before the gate stack formation,
the wafer surface under the gate region was very rough as shown in Fig. 5.30(b). This
is caused by the sidewall oxide wet etch using the oxide removal mask (mask3 in Fig.
5.9(b)). Not only the sidewall oxide but the surface oxide in the opened area was
etched as shown in Fig. 5.30(a). As a result, there was not enough oxide stop layer left
PR
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to stop the poly etch in the later step. The Si in that area got etched and thus led to
rough Si area or even step as shown in Fig. 5.31(a&b). The roughness and step were
difficult to remove before the gate oxide growth even though the sacrificial oxide was
used. This results in poor gate oxide quality, and causes low gate breakdown and
serious gate oxide reliability issues. Rough gate channel region is also believed to be
the reason for the large channel resistance, which causes the large on-state resistance








Fig. 5.31: (a) Top view of the poly/gate overlapping region for process step
illustrated in Fig. 5.10(a), (b) cross-section MM’ view of the poly/gate
overlapping region for process step illustrated in Fig. 5.10(c).
To solve this problem, poly CMP is recommended for the poly planarization (if
available) in order to achieve a relatively flat surface. Besides, thicker oxide hard
mask (thicker than the sidewall oxide thickness 500Å) should be used, so that even
after the sidewall oxide wet etch, there will be enough oxide left to be the poly etch
back / CMP stop layer and to protect the Si surface underneath.
Both SJ diodes and SJ MOSFETs have lower breakdown voltages than the simulated
value. One reason is the large V-shape p-poly region as shown in Fig. 5.20. The V-
shape trenches were caused by buried oxide loss when removing multiple layers oxide
hard mask. The p-poly deposited later in the lower part of the trench cannot be
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depleted when the device performing in the OFF-state, and thus lead to the pre-mature
breakdown. V-shape trenches are difficult to avoid since the wet etch can easily open
the buried oxide pinch-off boundary. To solve this problem, BPSG reflow can be used
to flatten the trenches bottom before the poly deposition in the future fabrication.
Another reason for the lower breakdown voltage may be the fixed charge presented in
the barrier and termination oxide in the fabrication [112] which could cause the
charge imbalance. But the detailed mechanism is still under study.
From the measurement, it is also found that the breakdown voltage for the SJ device
with a continuous buried oxide under the drain region (device #1 with layout shown in
Fig. 5.11(b1) ) is higher than the one without buried oxide under the drain (device # 2
with layout shown in Fig. 5.11(b2)) as shown in Fig. 5.32. This is probably because
the substrate assisted depletion is eliminates completely for device #1, but not for
device #2.













Fig. 5.32: Breakdown voltage for SJ-LDMOS devices with different layout, the
breakdown voltage for device #1 (with a continuous buried oxide under the drain
as layout shown in Fig. 5.10(b1)) is higher than device #2 (without buried oxide
under the drain as layout in Fig. 5.10(b2)).
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5.7 Trench Gate PSOI SJ-LDMOS
Theoretically, planar gate PSOI SJ-LDMOS structure shows more advantages on
higher voltage rating devices, like voltage above 100V, when the drift region
resistance is dominant in the on-state resistance. It has the potential to reduce up to
90% of the drift region resistance. By increasing the drift region length in the design,
we can increase the breakdown voltage. It does not bring any difficulties in the
fabrication, such as difficulties for thick buried oxide formation and p-n column
implantation. Thus the structure proposed can be applied in a wide voltage range
without adding the process difficulties. However, the advantage of this device on
specific on-state resistance is not very obvious in the low voltage range like voltage
below 100V. This is because that, on one hand, the drift region resistance is only part
of the total resistance (<50%), on the other hand, it is required at least double of the
device area (due to p-columns inserted) for superjunction device in order to bring
down the drift region resistance. As a result, the overall benefit may be neglected or
worse. Therefore, channel engineering becomes essential to reduce the total resistance
for devices in this voltage range.
5.7.1 Structure of Trench Gate PSOI SJ-LDMOS
It is known that p-columns are non-conductive when superjunction devices operate at
ON-state. Therefore, the area under the gate aligned with p-column is not effectively
utilized. Trench gate PSOI SJ-LDMOS is proposed to make good use of this area and
increase the channel density of the superjunction LDMOS devices. Consequently,
channel resistance and the on-state resistance are reduced.
The schematic of the trench gate PSOI SJ-LDMOS is shown in Fig. 5.33. The gate
trench must be well designed to ensure the proper contact between p-body and p-poly.
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In this case, the gate trench either narrower than the p-column width to have the
contact through top, or shallower than the p-body depth to have the contact through
the bottom. The gate trench dimension and aspect ratio are restricted by the p-column


















(a) Proposed trench gate PSOI SJ-LDMOS structure.






Fig. 5.33. (a) Proposed trench gate PSOI SJ-LDMOS structure. (b) Cross section
MM’ view of the device gate region.
5.7.2 Process Integration
Process steps for isolation and superjunction p-n columns formation for trench gate
PSOI SJ-LDMOS are the same to those for planar gate PSOI SJ-LDMOS. The
differences are from the gate formation and p-body implant. P-body implant and
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drive-in steps are done before the gate trench etch. This is to reduce the effect of gate
trench on p-body doping profile. Process integration is adjusted accordingly. Detailed
process steps are listed in Table 5.5.
Table 5.5: Process flow for trench gate PSOI SJ-LDMOS.
Process Flow A Isolation
Process Flow B PSOI formation
Process Flow C Superjunction structure formation
Process Flow D P-body formation
Process Flow E Trench gate formation
Process Flow F Source/drain formation
Process Flow A (Isolation)
Please refer to Table. 5.3.
Process Flow B (PSOI formation)
Please refer to Table. 5.3.
Process Flow C (SJ p-n columns formation)
Please refer to Table. 5.3.
Process Flow D (P-body formation)
Mask 5: p-body Mask
P-body implant
Species: Boron, Dose: 7.0×1013cm-2 , Energy: 120K, Tilt angle +11º and -11º
p-body, drift region combine drive in at 1100ºC for 15mins
Process Flow E (Trench gate formation)
Oxide hard mask removal
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Mask 4’: Gate Trench Mask
1 µm gate trench Si etch
500Å sacrificial oxide growth
sacrificial oxide wet etch
375 Å gate oxide growth, 1000Å gate poly deposition
Gate poly tilted implant
Species: Phosphorus, Dose: 3×1015cm-2 , Energy: 40K, Tilt angle 7º
2000Å gate poly deposition
Mask 4: Gate Mask
Gate poly etch, stop on gate oxide
Process Flow F (Source/drain formation)
Please refer to Table. 5.3.
Except for the difficulties specified in Section 5.5.1, trench gate formation is also
critical for this process, in which the gate trench width is 0.4µm and the aspect ratio is
2.5. In order to smooth the gate trench sidewall and round the trench corner,
sacrificial oxide and wet etch are used. Etch rate for the oxide grown inside the gate
trench is much lower. This is because the gate trench opening is very small and the
aspect ratio of the trench is about 2.5. Longer etch time should be used in order to
completely etch the sacrificial oxide. However, long time oxide etching can affect the
inter-diffusion oxide barrier. The recipe needs to be optimized to protect the inter-
diffusion barrier while etching the sacrificial oxide.
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5.7.3 Experiment Results and Discussion
The trench gate PSOI SJ-LDMOS is fabricated. Fig. 5.34 shows the cross-section
SEM images of the trench gate device. The gate trench is about 1µm deep.
Fig. 5.33. Cross-section SEM image of the completed trench gate PSOI SJ-



















Fig. 5.35: On-state performance comparison on trench gate and planar gate
PSOI SJ-LDMOS devices.
The tested specific on-state resistance of the trench gate PSOI SJ-LDMOS with a drift
region doping concentration of 7.7×1016cm-3 and drift region length of 6µm is
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2.64mΩ·cm2, which is lower than the best result for the corresponding planar gate
PSOI SJ-LDMOS. The comparison of on-state performance of trench gate and planar
gate is shown in Fig. 5.35. Experimental results verified trench gate devices have the
potential to further reduce the on-state resistance. However, it is also found that the


















Fig. 5.36: Breakdown voltage comparison on trench gate SJ device, planar gate
SJ device and their corresponding p-i-n diode.
From the breakdown voltage test in Fig. 5.36, it is found that the breakdown voltage
of the trench gate SJ device is much lower than the planar gate SJ device as well as
the corresponding p-i-n diode. All three devices are having the same dimensions on p-
n columns, drift region length and drift region doping concentration. Large gate
current is observed during trench gate SJ device breakdown test, which indicated the
trench gate SJ device suffers from gate premature breakdown. This may be due to the
gate/p-column overlapping region and trench gate corner region shown in Fig. 5.34(a).
On one hand, sharp corner in the gate/p-column overlapping region induces high
electric field, which may cause the premature breakdown; on the other hand, gate
trench may locate outside the p-body doping region, which can cause high electric
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field in the gate trench corner, and thus cause the gate breakdown. Sharp corner in the
gate/p-column overlapping region can be avoided if gate poly is flat and gate corner is
well re-oxidized or covered by field oxide. To avoid that the gate trench goes beyond
the p-body doping region, more gate trench and p-body diffusion splits are
recommended to be done in the future fabrication.
Large leakage current is observed at both on-state and off-state characteristics for both
devices. This could be due to the p/n+ junction formed in the superjunction device as
shown in Fig.5.37 (a). Layout can be modified to remove the poly p/n+ junction and
form oxide barrier between the p-poly and n+ drain as shown in Fig. 5.37 (b). This
layout is recommended in the future fabrication.
p-poly p-polyn+


















Fig. 5.37: Top view of superjunction device (a) current layout (b) modified
layout.
Even though we couldn’t get a very good trench gate device which has high
breakdown voltage and low on-state resistance, data for SJ p-i-n diode have already
verified the PSOI SJ-LDMOS device concept. The on-state data for trench gate
devices can also confirm their potential to further reduce the on-state resistance of
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superjunction devices. The experimental results exhibit that it is possible for a trench
gate PSOI SJ-LDMOS device to have the breakdown voltage of 96V and specific on-












































d=1µm and 3µm, this work
Experimental predicted
d=1µm, this work
Fig. 5.38: Simulated and experimental results for PSOI SJ-LDMOS and other
SJ-LDMOS devices [62]-[67]. The solid points are the experimental results and
the hollow points are the simulation results. d is the SOI thickness.
The simulated and experimental results for the PSOI SJ-LDMOS devices as well as
other SJ-LDMOS devices are shown in Fig. 5.38. It is recommended to further adjust
the p-n column doping concentration to compensate the fixed charge to improve the
breakdown voltage. It is also suggested to increase the SOI thickness to reduce the on-
state resistance [67] in the future fabrications. Further process optimization may lead
to a better performance closer to the simulated results.
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5.8 Summary and Suggestion
New SJ-LDMOS structures, which employ an oxide inter-diffusion barrier and
integrated on the partial SOI platform, were proposed. The ON-state and OFF-state
simulation results show that the proposed SJ-LDMOS structure breaks the ideal
Silicon limit. Process integration was investigated and devices were demonstrated.
The p-i-n diode of the PSOI SJ-LDMOS was demonstrated successfully with
breakdown voltage of 97V and 120V for drift region length of 6µm and 8µm. Their
drift region doping concentration is one order higher than the theoretical doping
concentration for the conventional LDMOS at the same breakdown voltage. A
reduced on-state resistance is thus predictable for the PSOI SJ-LDMOS device.
Furthermore, the demonstrated PSOI SJ-LDMOS exhibits a specific on-state
resistance of 2.82mΩ·cm2 with the breakdown voltage of 74.5V, which is 3.5 times of
the control device with the same drift region doping concentration and fabricated on
the same PSOI platform. However, both SJ-LDMOS and its corresponding p-i-n
diode have lower breakdown voltage than the simulated value. There may be three
reasons for the lower breakdown voltage.
One reason for the lower breakdown voltage is the large V-shape p-poly region as
shown in Fig. 5.19. The V-shape trenches were caused by buried oxide loss when
removing multiple layers oxide hard mask. Such an unusual column shape may cause
field crowding, it may also be the primary reason to cause large leakage current
observed during the off-state. One possible remedy is to have the BPSG reflow
process to flatten the lower trench right after the buried oxide formation.
Another reason for the lower breakdown voltage is the gate corner/oxide breakdown.
There is large electric field crowded around the gate over p-body region. The gate
poly re-oxidation was done to round the gate oxide corner during the source/drain
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annealing step. But it is still believed that may be part of the reason for the low
breakdown voltage. Moreover, after the p, n columns formation and before the gate
stack formation, the wafer surface under the gate region was very rough as shown in
Fig. 5.31(b). This is caused by sidewall oxide wet etch using oxide removal mask
(mask3 in Fig. 5.9(b)). To solve this problem, poly CMP is recommended for the poly
planarization (if available) in order to achieve a relatively flat surface. Besides,
thicker oxide hard mask (thicker than the sidewall oxide thickness 500Å) should be
used.
The third reason for lower breakdown voltage may be the fixed charge present in the
barrier and termination oxide in the fabrication, which could cause charge imbalance.
P-n column implantation can be adjusted to compensate this.
For voltage rating below 100V, trench gate PSOI SJ-LDMOS is proposed to reduce
the device channel resistance. Trench gate devices are demonstrated with better on-
state performance than the planar gate devices. Experimental results verified that
trench gate device has the potential to further reduce the device on-state resistance.
However, it is also found that most trench gate devices suffer from the gate premature
breakdown. This can be clearly seen from the gate/p-column overlapping region in
Fig. 5.33(a). Further device parameters and process optimization needs to be done to
avoid the trench gate corner breakdown.
The lateral PSOI SJ-LDMOS process is more complicated as compared to the
conventional RESURF and SOI device process. To form a thick buried oxide and
achieve charge balanced between p-n columns are the key steps required in the device
fabrication. It is recommended to adjust the p-n column doping concentration to
compensate the trap charges for the known process condition in order to improve the
breakdown voltage. Moreover, by increasing the SOI epi thickness, the on-state
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resistance can be also reduced. The SOI epi thickness can be increased by simply
having a deeper Si trench etching (shown in Fig. 5.2(a)).
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Chapter 6
Partial SOI OB-LDMOS: Design and
Fabrication
While the effort was made on improving the SJ device realization, especially on
overcoming the p-n column charge imbalance, high fabrication cost and the process
sensitivity and reliability, in comparison, the oxide-bypassed (OB) structure reported
in [77] can be a good and lower cost candidate to avoid both dopant inter-diffusion
and charge imbalance problems. Instead of attempting to make the ideal p-n columns,
it employs the well-established oxide growth control in translating the device rating to
a higher blocking limit. Theoretical study showed that the OB superjunction devices
can achieve a better performance than SJ devices in the low to medium voltage range.
Nevertheless, they can also be a practical alternative to the SJ devices in the medium
to high voltage range due to their better controlled and less challenging fabrication
process.
However, the performance of the lateral OB structure formed in the bulk silicon is
affected by the factors of substrate doping, drift region doping, drift region depth and
OB trench depth. They need to be fine tuned for the best device performance. Partial
SOI platform can be one good solution to fabricate the lateral OB device in the bulk
Si wafer, meanwhile eliminate the substrate effect and thermal issues. OB-LDMOS
device is discussed in this chapter. The fabrication of the later OB devices are
executed, the experimental results and discussion are presented.
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6.1 Structure on PSOI OB-LDMOS
The OB-LDMOS designed on the PSOI platform is shown in Fig. 6.1.
Fig. 6.1(a) Schematic of the PSOI OB-LDMOS structure. (b) Cross section
AA’. (c) Cross-section BB’. (d) Cross-section CC’.



































Fig. 6.2: Key process steps of the partial oxide platform formation and important
device dimensions: (a) 1500Å Oxide/1500Å Nitride/4000Å Oxide triple hard
mask formation and 1st trench etch, (b) 100Å pad Oxide and 1000KÅ Nitride
deposition, (c) Nitride anisotropic etching and 2nd trench etch, (d) continuous
buried Oxide formation by thermal oxidation, (e) hard mask removal, (f) 3000Å
thick sidewall oxide growth for OB structure, (g) 8000Å poly Si deposition and
doping, (h) poly Si etch back.
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Buried oxide is located under the drift region of the LDMOS align with the OB
structure. The OB structure is built using same trenches as those to form the buried
oxide. The heavily doped poly in the OB structure can be connected to Source or Gate
to have a ground potential when the device operates at OFF-state, so that the lateral
electric field induced by OB structure can help the depletion of the device drift region.
In this design, OB structure is along the whole drift region laterally and vertically as
shown in Fig. 6.1(a) and (b). Therefore, the depletion in the drift region of the OB-
LDMOS can be very well controlled, and thus shield the device performance from the
disturbance of the Si substrate. The process steps are briefly illustrated in Fig. 6.2.
The design and processes for PSOI OB–LDMOS have the following differences as
compared to those for PSOI SJ-LDMOS.
A. Different Sidewall Oxide Thickness.
For SJ-LDMOS, the oxide between p-n columns is around 500Å thick, which is used
for the dopant inter-diffusion barrier. But for OB devices, the sidewall oxide is more
than 3000Å thick as shown in Fig. 6.2(f). Based on the theoretical analysis, for the
50V OB devices, the required oxide thickness is larger than 0.4 µm. But thick oxide
grown on the sidewall will cause serious stress problem, therefore, 3000Å was used in
our process to avoid the stress problem.
B. Different Type of Poly-Si inside the Partial SOI Trenches.
For SJ-LDMOS devices, the poly filled in the partial SOI trenches is p-type (for
NMOS), which works as p-column and is precisely doped based on the charge
balance principle, such as ~1016 cm-3 for the 100V devices. But for OB devices, this
poly is served as the electrode, and thus it is highly doped with doping concentration
more than 1019cm-3. n-type poly is recommended for the NMOS.
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C. Different Location of the Poly Contact.
For SJ-LDMOS devices, p-poly should be connected with the p-body, therefore, the
contact window was open between p-poly and p-body by wet etch the sidewall oxide
(as shown in Fig. 5.9(b)&(e)). For OB-LDMOS devices, the poly inside the sidewall
oxide trench is connected to either gate or source. This can be realized either open
contact window in the poly before the gate poly formation and contact to gate by
using gate poly, or open contact window in the poly before the metal deposition and
contact to source using metal.
6.2 Device Simulation and Process Integration
The process for PSOI OB-LDMOS is quite similar to the PSOI SJ-LDMOS. The
differences between these two devices as listed in last section are from the OB
structure formation. 2D process simulations were done to simulate the process steps
and as well as the process conditions.
wn/2 wpoly tox
wt
Fig. 6.3: 2D AA’ cross-section process simulation for the PSOI OB-LDMOS.
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From the simulation (result for cross-section AA’ is shown in Fig. 6.3), we found that
like PSOI SJ-LDMOS, the PSOI OB-LDMOS device dimensions are restricted by the
partial SOI process, such as PSOI trench width wt cannot be too large, otherwise
extremely long time oxidation is needed to form the continuous buried thermal oxide.
On the other hand, wt and wn cannot be too small, since the OB oxide growth will
consume about 54%tox thick Si, which leads to very narrow drift region width and
thus less portion of the conduction effective area of the drift region. wn, wt, tox has the
following relationship: %54/%46)tw/()tw( oxtoxn ≈−+ .
The dimensions were obtained from the process simulation. However, 3D DAVINCI
device simulations for PSOI OB-LDMOS met serious convergence problem. This
may be due to more serious buried oxide and floating body issues in the PSOI OB-
LDMOS 3D structure. Therefore, 2D device simulation was used instead to estimate
the device parameters and process conditions. The results from simulations may be
slightly different, but the device dimension variation was done in the mask design to
compensate the simulation and process variation. Further fine tuning will be done
during the process.
Process and device simulation results using TSUPREM4 and MEDICI are presented
in Table. 6.1.



































1.5 0.3 0.7 1.5 4.0E16 2.2E12/150/ ± 30 51.0
1.0 0.3 0.7 1.5 4.0E16 2.2E12/150/ ± 30 45.0
1.0 0.2 0.8 1.5 4.0E16 2.2E12/150/ ± 30 39.0
1.5 0.2 0.6 1.1 5.0E16 2.8E12/120/ ± 30 43.0
1.0 0.2 0.6 1.1 5.0E16 2.8E12/120/ ± 30 38.0
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Theoretically, thicker OB oxide tox in the OB structure (such as thickness larger than
0.4 µm) contributes to a higher breakdown voltage Vbr. However, it will also result in
a smaller drift region width wn as shown in Fig. 6.3(f), therefore, the ratio of effective
conductive area over total device area is reduced and the specific on-state resistance is
increased. Moreover, thick sidewall oxide may induce large stress and cause the
uneven drift region, which can create lots of problems in the later process steps.
Based on overall consideration, parameters summarized in Table 6.1 were used for the
fabrication. The fabricated PSOI OB-LDMOS devices had drift region length from
1.0 to 1.5 µm, oxide thickness from 0.2 to 0.3 µm to obtain the breakdown voltage
from 38 to 50V.
6.3 Process Flow
The process steps for the PSOI OB-LDMOS are similar to the ones for PSOI SJ-
LDMOS. Deep trench oxide isolation was used. After the deep trench oxide isolation
(process steps shown in Fig. 5.7) and PSOI platform formation (process steps shown
in Fig. 5.8), n-column Phosphorus tilted implantation was done to adjust the n column
doping concentration (Fig. 6.4(a)); then wet oxide was grown on the trench sidewalls
as OB oxide as shown in Fig. 6.4(b); heavily doped polysilicon was then deposited in
the trench and planarized to form the OB structure (as shown in Fig. 6.4(c)); The
highly doped poly is connected with gate (or source) as shown in Fig. 6.4(d), and then
source/drain are formed as those in the conventional LDMOS process as shown in
Fig. 6.4(e). OB structure was formed using same trenches for forming the buried
oxide. There is no extra mask needed for connecting OB poly to the source, the
contact is opened while opening the source/drain contacts. However, one mask is
needed to open the contact to the n+ poly before the gate poly deposition if the OB
poly connects to the gate.























(d) Gate oxide/poly formation, contact etch, gate poly deposition and gate patterning,
n+ poly connected to the gate in this diagram














Fig. 6.4: Key process steps for the PSOI OB-LDMOS.
As a summary, simplified process flows are listed in Table 6.2.
Table 6.2: Process flow for PSOI OB-LDMOS.
Process Flow A Isolation
Process Flow B PSOI formation
Process Flow C OB structure formation
Process Flow D Gate/OB contact formation
Process Flow E P-body formation
Process Flow F Source/Drain formation
Process Flow A (Isolation)
Please refer to Table 5.3.
Process Flow B (PSOI formation)
Please refer to Table 5.3.
Process Flow C (OB structure formation)
n-column Phosphorous tilted implant
Chapter6 Partial SOI OB-LDMOS: Design and Fabrication
142
(3splits corresponding for different device dimensions)
split1:Species: Phos, Dose: 2.2×1012cm-2 , Energy:150K, Tilt angle +30 º and -30 º,
rotate=90º
split2:Species: Phos, Dose: 2.6×1012cm-2 , Energy:120K, Tilt angle +30 º and -30 º,
rotate=90º
split3:Species: Phos, Dose: 3.2×1012cm-2 , Energy:50K, Tilt angle +30 º and -30 º,
rotate=90º
Thick OB wet oxide 2000Å-3000Å growth
Conformal 2000Å polysilicon deposition
Phosphorous polysilicon implant
Species: Phos, Dose: 3×1015cm-2 , Energy:60K, Tilt angle +22 º and -22 º,
rotate=90º
8000Å Polysilicon deposition
1µm Poly CMP/etch back stop on oxide
Process Flow D (Gate/OB contact formation)
Oxide hard mask removal
500Å Sacrificial oxide growth
Sacrificial oxide etch
375Å Gate oxide growth
1000Å gate poly deposition
Mask 3: OB Contac Mask
1000Å Poly/375Å oxide etch
2000Å poly deposition
Gate poly implant
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Species: Phos, Dose: 3×1015cm-2 , Energy:40K, Tilt angle 7º
Mask 4: Gate Mask
3000Å Gate poly etch stop on oxide
Process Flow E (P-body formation)
Please refer to Table 5.3.
Process Flow F (Source/Drain formation)
Please refer to Table 5.3.
6.4 Mask Layout for Individual Device
As representatives, mask layout for the individual device with fixed p, n column











(a.1)Cross-section view of PSOI OB-LDMOS structure (with OB poly connected
to source) together with masks.

























(b.1)Cross-section view of PSOI OB-LDMOS structure (with OB poly connected
to gate) together with masks.














(b.2) Mask layout for PSOI OB-LDMOS structure, poly is connected to gate.
Fig. 6.5: Individual PSOI OB-LDMOS device mask layout.
Fig. 6.6: Device layout for PSOI OB-LDMOS.
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25×16 or 50×16 OB-LDMOS single cells were paralleled to share the same electrical
pads. The number of the single cells determines the current ratings. Device active
region was surrounded by the oxide isolation columns, as shown in Fig. 6.6.
To compensate the simulation and process variation, device dimensions were varied
in the layout.
6.5 Experimental Results and Discussion
The starting wafers were n-/p+ epi wafers with the epi layer thickness of 14µm and the
resistivity of 12Ω·cm. It is for preventing the p+ substrate dopant out diffusing into
the active region during the long time thermal cycle in the process to use such thick
epi layer.
6.5.1 Physical Parameters and Process Inspection











Fig. 6.7: Top view SEM image of the completed PSOI OB-LDMOS device for
process step illustrated in Fig. 6.4(e). OB-LDMOS single cell is identified with
gate/source/drain/drift region and current flow direction illustrated. In this
device, the OB poly was connected to gate poly and buried oxide was grown
under the drift region and drain region.
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The n+ polysilicon in the fabricated OB device was connected to the gate polysilicon.
During the off-state, when the gate and OB polysilicon are grounded, the electric field
cross the OB sidewall oxide helps to deplete the drift region and thus support a high
drain/source voltage. During the on-state, the potential of the n+ polysilicon in the OB
structure is positive, which helps to form the accumulation layer along the oxide in
the drift region. It can further reduce the drift region conduction resistance [78].
Different device cross section SEM images are shown in Fig. 6.8. The oxide thickness
in the OB structure was 3000Ǻ. And n-drift region doping concentration was about
4.3×1016cm-3 (n-drift Phosphorus dose of 2.0E12cm-2). There was no in-situ doped
CVD poly available in IME. Therefore, the n+ poly in the OB structures was
deposited in two steps with the tilted implantation step in between in order to have a
uniform poly doping. Due to this process restriction in our fabrication, it is difficult to
obtain the devices with pitch size less than 2µm.
BOXBOX












( b) ( c)
1µm 1µm1µm
Fig. 6.8: Cross section SEM images for PSOI-OB-LDMOS (a) cross section AA’
with isolation column, (b) cross section BB’, (c) cross section CC’.
The grown oxide thickness in the OB sidewall was 3000Å with n-drift region length
of 1µm and doping concentration about 4.3×1016cm–3 (achieved by Phosphorus
implantation dose of 2.0×1012cm–2). The buried oxide thickness was about 4µm. The
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deep oxide isolation column helps to define the last single cell as shown in Fig. 6.8(a).
The n-drift region area was small compared to the OB structure, thicker OB oxide is
not recommended since it will consume more n-drift Si area and increase the specific
on-state resistance. Poly surface in Fig. 6.8(c) was quite rough, but the gate poly and
n+ poly in the OB structure were connected with same potential, therefore, there was
no effect on the breakdown voltage.
6.5.2 Measurement Results and Discussion
The measured breakdown voltages of the OB device and conventional/control device
are shown in Fig. 6.9, where the OB structure provided about double the breakdown
voltage at 42.2V in comparison to the conventional counterpart on the same PSOI
platform. Both OB device and control device have the same drift region length and













Fig. 6.9: Breakdown voltages comparison for OB-LDMOS device and
conventional (control) device fabricated on the same PSOI platform. The
breakdown voltage of the OB device is 1.8 times of that of the control device.
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Fig. 6.10 shows the on-state performance of the OB-LDMOS device. There is no sign
of the self-heating effect. The specific on-state resistance was 0.25mΩ·cm2 at the gate
voltage of 15V, calculated from the measured on-state resistance of 11.6 Ω with
device drift region area of 2.18×10–5cm2. The tested device has a pitch size of 2.7µm
(including n-column width of 1.1 µm and OB width of 1.6 µm), drift region length of
1 µm, and SOI thickness about 1 µm. There were 50×16 single device cells paralleled












Fig. 6.10: On-state performance of the OB device under test. There is no self-
heating effect observed.
Another tested device has a specific on-state resistance of 0.47 mΩ·cm2 at the
breakdown voltage of 47.6V. Measured results are summarized in Table 6.3.












device A 42.2 11.6 381 2.18E-05 0.25
PSOI OB-LDMOS-
device B 47.6 14.2 308 2.18E-05 0.47
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The breakdown voltage of the OB-LDMOS devices is proportional to the device drift
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Fig. 6.11Breakdown voltage vs. drift region length for the PSOI OB-LDMOS
devices.
The performance of PSOI OB-LDMOS device has been compared with other reported
devices [90]-[94] in the voltage range from 30V to 100V as shown in Fig. 6.14. From
the Figure we can see that the demonstrated PSOI OB-LDMOS device shows
compatible performance to the FRESURF [94] structure. Further OB device
modification, such as the implement of Tunable OB (TOB), increased SOI thickness
and gate engineering, can be done for the PSOI OB-LDMOS to improve the device
performance to perform better than the counterparts.
All the OB devices including OB, GOB and SOB devices are applicable for both
vertical and lateral structures. But SOB structure cannot be implemented in the Partial
SOI platform for lateral devices introduced in chapter 5-6, this is because PSOI
continuous buried oxide required parallel Si trenches, but SOB structure requires non-
parallel Si trenches.
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While for GOB device, it can be implemented in the PSOI platform, but as discussed
in Chapter6, OB oxide thickness is recommended to be less than 3000A to minimize
the stress and enlarge the conductive area. It will be difficult to control the GOB slope
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Fig. 6.12: Comparison of experimental results for PSOI OB-LDMOS and other
reported LDMOS structures [90]-[94]. d is the SOI thickness.
6.6. Summary and Suggestion
In this chapter, PSOI OB-LDMOS was proposed to realize the OB-LDMOS in the
bulk Si wafer. Process integration was investigated and the device was demonstrated.
The demonstrated PSOI SJ-LDMOS exhibits a specific on-state resistance of
0.25mΩ·cm2 with the breakdown voltage of 42.2V, which is 1.8 times of that of the
control device with the same dimensions and drift region concentration.
If in-situ dope CVD poly is available, PSOI OB-LDMOS device pitch size can be
reduced. PSOI OB-LDMOS device pitch size is finally restricted by the contact size
opened in the OB poly. Further reduced pitch size allows higher drift region doping
concentration, therefore, smaller device specific on-state resistance.
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In this voltage range, there is no novel structure can beat the ideal Silicon limit line,
since the drift region resistance is only part of the on-state resistance.
Tunable OB concept [78] can be used in PSOI OB-LDMOS to further compensate the
process and design limitation. The n+ poly in the OB structure can be connected
together and work as a control electrode. It is recommended for future OB-LDMOS
fabrication.
Unlike SJ-LDMOS devices, the triangular shape of the p-n columns doesn’t affect the
OB-LDMOS performance. Thicker oxide in the OB structure helps to increase the
breakdown voltage. But large oxide thickness will lead to a narrow drift region width
and small effective conductive area, and thus larger specific on-state resistance.
Besides, thick OB oxide may cause serious stress problem and create troubles in the






In this study, superjunction power MOSFETs, such as p-n column (SJ) superjunction
device, oxide-bypassed (OB) superjunction devices, were intensively investigated.
These devices aim to reduce the on-state resistance of the conventional power
MOSFETs at the given breakdown voltage, and overcome the drawbacks in the
conventional superjunction devices on inter-diffusion and charge-imbalance.
7.1 Summary
Complete theories and closed-form derivations on SJ, OB superjunction structures
have been presented. The theoretical analyses were based on the assumptions and the
extraction from simulation results. The derivations were verified by numerical device
simulations with good matching in prediction of the performance of superjunction
devices. From the theoretical analyses, all superjunction devices described have their
best voltage range for applications. For voltage less than 20V, conventional device
structure offers the lowest specific on-state resistance. For voltage between 20V and
60V, the OB structure shows better performance than other structures. This can be
attributed to its relatively uniform electric field over the conventional structure and its
relatively small non-conductive region (<<50%) compared to SJ and GOB structures.
For voltage between 60V and 120V, the Graded OB structure (GOB) shows a better
performance. This is because that the GOB structure has more uniform electric field
distribution than the OB structure as well as a small non-conductive region (<50%) as
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compared to the SJ structure (50%). For voltage larger than 120V, the SJ structure
shows the lowest specific on-state resistance. This is because that at this voltage
range, the sidewall oxide required in the GOB device becomes so thick that the non-
conduction area in the GOB device becomes larger than 50%. This results in the
increased on-state resistance for the GOB device. Results from the theoretical
analyses can be a good guideline for the superjunction device study, since the analysis
of superjunction devices can be done without performing time-consuming
simulations.
Theoretically, the non-uniform electric field in the OB device drift region limits the
breakdown voltage of the OB device, which is the reason that GOB device was
reported to improve the OB device performance. Further simulations on the GOB
device were done to explore the design of the GOB device and study its performance
sensitivity. The data were presented as references for the GOB device design. The
fabrication issues were also discussed and extensively studied. The possible sacrificial
materials and etchants for making the vertically graded oxide sidewall were listed.
Moreover, design cases for 80V, 120V and 180V trench gate GOB devices were
illustrated to highlight the device design methodology. The GOB superjunction
devices offer a promising alternative to SJ devices in the design of power MOSFETs
for the medium voltage application.
To further improve the OB device performance, a novel superjunction structure,
called the Slanted OB (SOB) structure was proposed. The SOB device can further
push the device performance away from the ideal unipolar Silicon limit. Simulation
shows that it can outperform OB, GOB and SJ devices in the low to medium voltage
range, such as 120V with the device drift region width smaller or equal to 1 µm.
Combining the advantages of simple fabrication process, high breakdown voltage and
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low specific on-state resistance, the SOB device promises to be an alternative to other
superjunction devices for the low to medium voltage applications. But the SOB
performance is quite sensitive to the slope varition. This may lead to a narrow process
window.
For the superjunction device fabrication, most superjunction devices reported in the
literature utilized vertical structures. This is because of the challenge to overcome the
substrate assisted depletion effect for the lateral superjunction device fabrication. In
this study, lateral solutions to superjunction devices were proposed to overcome the
current limitations. Superjunction LDMOS on the partial SOI platform was proposed
and integrated with the standard CMOS process, including PSOI SJ-LDMOS and
PSOI OB-LDMOS. It was the first time to integrate the superjunction technology with
the PSOI technique.
PSOI SJ-LDMOS structure employs an oxide inter-diffusion barrier to avoid the p-n
column dopant inter-diffusion in the conventional SJ device, and utilizes partial SOI
platform to eliminate the substrate assisted depletion without suffering from the self-
heating effect. The ON-state and OFF-state simulation results show that the proposed
SJ-LDMOS structure has the potential to break the ideal Silicon limit. Process
integration was investigated and the device was demonstrated. The equivalent p-i-n
diode of the PSOI SJ-LDMOS was demonstrated successfully with breakdown
voltage of 97V and 120V for the drift region length of 6µm and 8µm, and the drift
region doping concentration of one order higher than the theoretical doping
concentration for the conventional LDMOS at the same breakdown voltage. A
reduced on-state resistance is thus predictable for the PSOI SJ-LDMOS device. This
is verified by the demonstrated PSOI SJ-LDMOS, which exhibits a specific on-state
resistance of 2.82mΩ·cm2 with the breakdown voltage of 74.5V. The breakdown
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voltage of demonstrated PSOI SJ-LDMOS is 3.5 times of the control device with the
same drift region doping concentration fabricated on the same PSOI platform.
Furthermore, trench gate design was implemented to reduce the channel resistance.
The on-state data for trench gate devices proved their potential to further reduce the
on-state resistance of the superjunction device. The experimental results exhibit that it
is possible for a trench gate PSOI SJ-LDMOS device to have the breakdown voltage
of 96V and specific on-state resistance of 2.64 mΩ·cm2.
Similarly, partial SOI technique can be also implemented on OB-LDMOS devices to
realize the OB-LDMOS on the bulk Si wafer and shield from the substrate effect.
Process integration was investigated and the device was demonstrated. The
demonstrated PSOI OB-LDMOS exhibits a specific on-state resistance of
0.25mΩ·cm2 with the breakdown voltage of 42.2V, and 0.47mΩ·cm2 with the
breakdown voltage of 47.6V, which are compatible to the results from [94] using
FRESURF structure. Further device modification can be done for the PSOI OB-
LDMOS to improve the device performance.
In summary, both conventional and non-conventional superjunction devices are
studied theoretically and experimentally in this work. Novel superjunction device is
proposed. All the efforts aim to reduce the on-state resistance of the conventional
power MOSFET and overcome the existing fabrication limitations on the
conventional superjunction devices.
7.2 Suggestions for Future Study
PSOI superjunction LDMOS performance can be continuously improved by
optimizing both process and device design suggested in this Section.
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From the experiment results, it is found that both SJ-LDMOS and its equivalent p-i-n
diode have lower breakdown voltage than the simulated value. There may be three
reasons for the lower breakdown voltage.
One is the gate oxide pre-mature breakdown caused by the poor gate oxide quality
and bad Si surface topography.
The second one may be the large V-shape p-poly region formed due to the buried
oxide loss in the subsequence process steps. Such an unusual column shape can cause
field crowding and large leakage current.
The third reason is that the dopant variation and non-uniformity in the p-n columns,
which can result in charge imbalance and thus lower the breakdown voltage.
Therefore, the following process changes are recommended to do in the future
fabrication.
(a) Poly CMP instead of poly etch back
CMP process can give better planarization. This helps to improve the surface
topography. Besides, thicker oxide hard mask, such as 1500Å, is recommended to be
used as the etch back or CMP stop layer. This can minimize the Si surface roughness,
and thus improve the gate oxide quality.
(b) BPSG reflow after buried oxide formation
This is to compensate the buried oxide loss in the subsequent process steps before the
poly filled in the p-trench to minimize the leakage and avoid the charge imbalance.
(c) In-situ p type poly dope
In-situ doped poly can be used to improve the dopant uniformity and minimize the p-
column doping concentration variation. Moreover, this can help to reduce the device




The PSOI superjunction LDMOS process is more challenging as compared to the
conventional RESURF and SOI device processes. Except for the process
optimization, more compensation can be done on the device design to further improve
the device performance. The following adjustments during the PSOI superjunction
device design are recommended.
(a) Adjust the p-n column doping concentration
It is recommended to adjust the p-n column doping concentration to compensate the
p-n column charge mismatch and traps caused by the process variation to improve the
breakdown voltage.
(b) Increase the PSOI thickness
It is suggested to increase the PSOI thickness d for both SJ-LDMOS and OB-LDMOS
to have a larger drift region to further reduce the on-state resistance. There is no extra
device area required for this change. The SOI thickness can be increased by having a
deeper Si trench in the future fabrication.
(c) Trench gate design
Trench gate design is recommended to reduce the channel resistance. This approach
has been proven by the experimental results in Chapter 5. But further device
parameters and process optimization needs to be done to avoid the trench gate corner
breakdown.
(d) Tunable OB concept
Tunable OB concept can be used for PSOI OB-LDMOS to compensate the process
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List of Simulation Files
$ MEDICI Device Simulation for Ideal SJ p-i-n Diode Structure at Off-State
$ w: p-n column width;
$ Ly: drift region length;























ELIMINATE COLUMNS X.MIN=-0.6*@w X.MAX=-0.5*@w
+ Y.MIN=-(@Ly+2) Y.MAX=-@Ly
ELIMINATE COLUMNS X.MIN=-0.5*@w X.MAX=-0.4*@w
+ Y.MIN=-(@Ly+2) Y.MAX=-@Ly
ELIMINATE COLUMNS X.MIN=0.4*@w X.MAX=0.5*@w
+ Y.MIN=-(@Ly+2) Y.MAX=-@Ly
ELIMINATE COLUMNS X.MIN=0.5*@w X.MAX=0.6*@w
+ Y.MIN=-(@Ly+2) Y.MAX=-@Ly
ELIMINATE COLUMNS X.MIN=-0.6*@w X.MAX=-0.5*@w
+ Y.MIN=0 Y.MAX=2
ELIMINATE COLUMNS X.MIN=-0.5*@w X.MAX=-0.4*@w
+ Y.MIN=0 Y.MAX=2
ELIMINATE COLUMNS X.MIN=0.4*@w X.MAX=0.5*@w
+ Y.MIN=0 Y.MAX=2
ELIMINATE COLUMNS X.MIN=0.5*@w X.MAX=0.6*@w
+ Y.MIN=0 Y.MAX=2
REGION SILICON
ELECTROD NAME=Source X.MIN=-@w X.MAX=@w Y.MIN=-(@Ly+2) Y.MAX=-(@Ly+1)
ELECTROD NAME=Drain X.MIN=-@w X.MAX=@w Y.MIN=1 Y.MAX=2
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PROFILE N-TYPE N.PEAK=1E20 UNIF X.MIN=-@w X.MAX=@w
+ Y.MIN=0 Y.MAX=1
PROFILE P-TYPE N.PEAK=1E17 UNIF X.MIN=-@w X.MAX=@w
+ Y.MIN=-(@Ly+1) Y.MAX=-@Ly
PROFILE P-TYPE N.PEAK=@Nd UNIF X.MIN=-@w
+ X.MAX=-0.5*@w Y.MIN=-@Ly Y.MAX=0
PROFILE N-TYPE N.PEAK=@Nd UNIF X.MIN=-0.5*@w
+ X.MAX=0.5*@w Y.MIN=-@Ly Y.MAX=0
PROFILE P-TYPE N.PEAK=@Nd UNIF X.MIN=0.5*@w X.MAX=@w
+ Y.MIN=-@Ly Y.MAX=0
$ Plot structure
PLOT.2D GRID TITLE="Initial Grid" FILL SCALE
PLOT.2D SCALE BOUND FILL TITLE="Impurity Contour"
CONTOUR DOPING LOG MIN=14 MAX=22 DEL=0.1 COLOR=2
CONTOUR DOPING LOG MIN=-22 MAX=-14 DEL=0.1 COLOR=1
$ Plot impurity profile
PLOT.1D DOPING X.START=5 X.END=5 Y.START=-17 Y.END=2
+ Y.LOG POINT BOT=1E14 TOP=1E22 COLOR=1 TITLE="Dping Profile"
$ Model statement
MODELS IMPACT.I CONMOB FLDMOB CONSRH AUGER BGN SRFMOB2





$ Plot structure at 0V
PLOT.2D BOUND JUNC DEPL FILL SCALE TITLE="Structure at 0V"
CONTOUR POTENTIA DEL.V=5 COLOR=2
$ Obtain Solution by 2-carrier Newton with Continuation
SYMB CARR=2 NEWTON
$ Breakdown test with drain current of 1E-9 /um
SOLVE ELECTROD=Drain V(Drain)=0 VSTEP=0.1 NSTEP=2
SOLVE ELECTROD=Drain V(Drain)=0.5 VSTEP=0.5 NSTEP=2
SOLVE ELECTROD=Drain V(Drain)=1 VSTEP=1 NSTEP=9
SOLVE ELECTROD=Drain V(Drain)=10 VSTEP=10 NSTEP=4
SOLVE ELECTROD=Drain V(Drain)=50 VSTEP=10 NSTEP=5
SOLVE ELECTROD=Drain V(Drain)=100 VSTEP=10 NSTEP=5
SOLVE ELECTROD=Drain V(Drain)=150 VSTEP=10 NSTEP=5
$ Plot structure at 200V
PLOT.2D BOUND JUNC DEPL FILL SCALE TITLE="Struct at 200V"
CONTOUR POTENTIA DEL.V=5 COLOR=2
$ Continue solving
SOLVE ELEC=Drain CONTINU C.VSTEP=0.001 C.VMAX=1500 C.IMAX=1E-9 C.TOL=0.1
$ Print electric field
PRINT E.FIELD X.COM Y.COM X.MIN=-@w X.MAX=@w Y.MIN=-@Ly Y.MAX=0
$ Plot E field
PLOT.1D E.FIELD X.START=-0.5*@w X.END=-0.5*@w
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+ Y.START=-(@Ly+2) Y.END=2 COLOR=2 TITLE="E-field at P-N interface"
PLOT.1D E.FIELD X.START=0 X.END=0
+ Y.START=-(@Ly+2) Y.END=2
+ COLOR=2 TITLE="E-field at center of N column"
$ Breakdown curve
PLOT.1D X.AX=V(Drain) Y.AX=I(Drain) POINTS ^ORDER TOP=8E-10
+ LEFT=0 RIGHT=400 TITLE="Breakdown voltage"
$ Plot E vector
PLOT.2D BOUND JUNC DEPL FILL SCALE TITLE="E-vector"
VECTOR E.FIELD COLOR=1
$ Plot hole distribution in the region
PLOT.2D BOUND DEPL JUNC SCALE TITLE="Holes Distribution Contour"
CONTOUR HOLE LOG FILL
$ Plot electron distribution
PLOT.2D DEPL BOUND JUNC SCALE TITLE="Electrons Distribution Contour"
CONTOUR ELECTRON LOG FILL MIN=1.0 DEL=1.0
$ Full flowlines, potential and impact ionization for last solution
PLOT.2D BOUND JUNC DEPL FILL SCALE TITLE="Structure at Breakdown"






$ MEDICI Device Simulation for Ideal GOB p-i-n Diode Structure at Off-State
$ w: p-n column width;
$ Ly: drift region length;
$ tox: GOB sidewall oxide maximum thickness
$ toy: OB trench bottom oxide thickness
$ X1: GOB sidewall oxide minimum thickness
$ X2: GOB poly bottom width
$ Nd: drift region doping concentration;






















REGION OXIDE X.MIN=@w X.MAX=@w+@tox+@X2
+ Y.MIN=-@Ly-1.5 Y.MAX=0
ELECTROD NAME=Source X.MIN=0 X.MAX=@w
+ Y.MIN=-(@Ly+1.5) Y.MAX=-(@Ly+1) VOID
ELECTROD NAME=Drain X.MIN=0 X.MAX=@w+@tox+@X2
+ Y.MIN=1 Y.MAX=2 VOID
ELECTROD NAME=ELE1 POLYGON
+ X.POLY=(@w+@tox+@X2, @w+@tox+@X2, @w+@tox, @w+@X1, @w+@X1)
+ Y.POLY=(-@Ly-1.5, -@toy, -@toy, -@Ly, -@Ly-1.5) VOID
PROFILE P-TYPE N.PEAK=1E17 UNIF X.MIN=0 X.MAX=@w
+ Y.MIN=-@Ly-1 Y.MAX=-@Ly
PROFILE N-TYPEN.PEAK=@Nd UNIF X.MIN=0 X.MAX=@w
+ Y.MIN=-@Ly Y.MAX=0
PROFILE N-TYPEN.PEAK=1E20 UNIF X.MIN=0 X.MAX=@w+@tox+0.5
+ Y.MIN=0 Y.MAX=1
PLOT.2D GRID TITLE="Initial Grid" FILL SCALE
PLOT.2D SCALE BOUND FILL TITLE="Impurity Contour"
CONTOUR DOPING LOG MIN=14 MAX=2 DEL=0.1 COLOR=2




PLOT.1D DOPING X.START=5 X.END=5 Y.START=-17 Y.END=2
+ Y.LOG POINT BOT=1E14 TOP=1E22
+ COLOR=2 TITLE=" doping profile"
$ Model statement
MODELS IMPACT.I CONMOB FLDMOB CONSRH AUGER BGN SRFMOB2





SOLVE V(Source)=0.0 V(Drain)=0.0 V(ELE1)=0.0
SOLVE ELECTROD=ELE1 V(ELE1)=0.0 VSTEP=5 NSTEP=@X
$ Obtain solution by 2-carrier Newton with continuation
SYMB CARR=2 NEWTON
$ Breakdown test with drain current of 1E-9 /um
SOLVE ELECTROD=Drain V(Drain)=0 VSTEP=0.1 NSTEP=2
SOLVE ELECTROD=Drain V(Drain)=0.5 VSTEP=0.5 NSTEP=2
$ Continue solving
SOLVE ELEC=Drain CONTINU C.VSTEP=0.001 C.VMAX=80000
+ C.IMAX=1E-9 C.TOL=0.1
$ Plot E field
PLOT.1D E.FIELD X.START=@w-0.1 X.END=@w-0.1
+ Y.START=-(@Ly+2) Y.END=2
+ COLOR=2 TITLE="E-field at P-N interface"
PLOT.1D E.FIELD X.COMPO X.START=@w-0.1
+ X.END=@w-0.1 Y.START=-(@Ly+2) Y.END=2
+ COLOR=2 TITLE="X E-field at P-N interface"
PLOT.1D E.FIELD Y.COMPO X.START=@w-0.1 X.END=@w-0.1
+ Y.START=-(@Ly+2) Y.END=2
+ COLOR=2 TITLE="Y E-field at P-N interface"
PLOT.1D E.FIELD X.START=0 X.END=0 Y.START=-(@Ly+2) Y.END=2
+ COLOR=2 TITLE="E-field at center of N column"
PLOT.1D E.FIELD X.COMPO X.START=0 X.END=0 Y.START=-(@Ly+2)
+ Y.END=2 COLOR=2 TITLE="X E-field at center of N column"
PLOT.1D E.FIELD Y.COMPO X.START=0 X.END=0 Y.START=-(@Ly+2)
+ Y.END=2 COLOR=2 TITLE="Y E-field at center of N column"
$ Print electric field
PRINT .FIELD X.COM Y.COM X.MIN=0 X.MAX=@w Y.MIN=-@Ly Y.MAX=0
$ Breakdown curve
PLOT.1D X.AX=V(Drain) Y.AX=I(Drain) POINTS ^ORDER TOP=1E-9





$ TSUPREM4 – 2D p-n column Cross-section Process Simulation for PSOI SJ-LDMOS
$ tx: half PSOI trench width;
$ ty1: first trench depth;
$ Specify x mesh
LINE X LOCATION=-1.3 SPACING=0.2
LINE X LOCATION=-@tx SPACING=0.1
LINE X LOCATION=0 SPACING=0.1
LINE X LOCATION=@tx SPACING=0.1
LINE X LOCATION=1.3 SPACING=0.2
LINE Y LOCATION=0 SPACING=0.5
LINE Y LOCATION=1 SPACING=0.5
ELIMINATE COL
$ Initialize the structure (N+ sub)
INITIALIZE PHOS=0.01 RESIST
$ N- epi deposition
DEPOSIT SILICON THICK=1.8 SPACE=3 PHOS=1E15
DEPOSIT SILICON THICK=4.2 SPACE=10 PHOS=1E15
DEPOSIT SILICON THICK=2 SPACE=8 PHOS=1E15
$-------PSOI Formation Part--------------------
$ Mask deposition
DEPOSIT OXIDE THICK=0.15 SPACE=2
DEPOSIT NITRIDE THICK=0.15 SPACE=2
DEPOSIT PHOTORESIST THICK=0.5 SPACE=2
$ Shalow Trench formation 1.9um
ETCH PHOTO START X=-@tx Y=-30
ETCH CONTINUE X=-@tx Y=@ty1-@depth
ETCH CONTINUE X=@tx Y=@ty1-@depth
ETCH DONE X=@tx Y=-30
ETCH NITRIDE START X=-@tx Y=-30
ETCH CONTINUE X=-@tx Y=@ty1-@depth
ETCH CONTINUE X=@tx Y=@ty1-@depth
ETCH DONE X=@tx Y=-30
ETCH OXIDE START X=-@tx Y=-30
ETCH CONTINUE X=-@tx Y=@ty1-@depth
ETCH CONTINUE X=@tx Y=@ty1-@depth
ETCH DONE X=@tx Y=-30
ETCH SIL START X=-@tx Y=-30
ETCH CONTINUE X=-@tx Y=@ty1-@depth
ETCH CONTINUE X=@tx Y=@ty1-@depth
ETCH DONE X=@tx Y=-30
ETCH PHOTORESIST ALL
$ 60A Dry Oxide Growth (shalow trench sidewall oxidation)







$ Nitride depositon and etch ( be prepared for deep trench oxidation)
DEPOSIT NITRIDE THICK=0.05 SPACE=2
ETCH NITRIDE THICK=0.1
ETCH OXIDE THICK=0.1
$ Deep trench etch 4.2um
ETCH SILICON THICK=4.2
$ 1.3um Wet Oxide Growth (PSOI formation)
DIFFUSE TEMP=1150 TIME=60 STEAM





$---------P- and N- column formation-------------------------------------------
ETCH NITRIDE ALL
ETCH OXIDE THICK=0.05 ISOTROPIC
ETCH OXIDE THICK=0.1
SOURCE PLOT1
$ N+ IMPLANT (n-coloumn formation)
IMPLANT PHOS DOSE=2.2E12 ENERGY=150 TILT=30 MONTE
N.ION=10000
IMPLANT PHOS DOSE=2.2E12 ENERGY=150 TILT=-30 MONTE
N.ION=10000
SAVEFILE OUT.FILE=N+IMP
$ 500 A Side wall oxidation (the oxide between p,n column growth)
METHOD COMPRESS
DIFFUSE TIME=60 TEMP=1000 DRYO2
SAVEFILE OUT.FILE=SIDEOX
$ Poly-si deposition
DEPOSIT POLY THICK=0.3 SPAC=2
$ P-column Boron tilted implant
IMPLANT BORON DOSE=2.0E12 ENERGY=60 TILT=11
IMPLANT BORON DOSE=2.0E12 ENERGY=60 TILT=-11
SAVEFILE OUT.FILE=PPOLY
$ Poly-si deposition to fill up trench
DEPOSIT POLY THICK=0.5 SPAC=3
SOURCE PLOT1
$ Oxide deposition to prevent out-diffussion










ETCH POLY START X=-1.3 Y=-30
ETCH CONTINUE X=-1.3 Y=-13.977
ETCH CONTINUE X=1.3 Y=-13.977
ETCH DONE X=1.3 Y=-30
$ n top oxide etch
ETCH OXIDE START X=-1.3 Y=-30
ETCH CONTINUE X=-1.3 Y=-13.977
ETCH CONTINUE X=1.3 Y=-13.977
ETCH DONE X=1.3 Y=-30
$---------all the other thermal cycles-----------
$ p-body drive-in
DIFFUSE TIME=30 TEMP=1100
$ Use vertical oxidation model to grow 200A gate oxide
DIFFUSE TIME=40 TEMP=1000 DRYO2
$ S/D anneal
DIFFUSE TIME=140 TEMP=1000
$ Top oxide etch
ETCH OXIDE START X=-1.3 Y=-30
ETCH CONTINUE X=-1.3 Y=-13.94
ETCH CONTINUE X=1.3 Y=-13.94
ETCH DONE X=1.3 Y=-30
SAVE OUT.FILE=FINISH
SAVE OUT.FILE=PSOITA MEDICI ^POLY.ELE





$ DAVINCI PSOI SJ-LDMOS P-I-N DIODE OFF STATE SIMULATION
$ L: drift region length;
ASSIGN NAME=L C.VAL=11







REGION NAME=1 SILI X.MIN=-1.3 X.MAX=1.3 Y.MIN=-14
+ Y.MAX=2 Z.MIN=0 Z.MAX=3.2
ELECTRODE NAME=Source X.MIN=-1.3 X.MAX=1.3 Y.MIN=-15 Y.MAX=-13.6
+ Z.MIN=0 Z.MAX=2
ELECTRODE NAME=Drain X.MIN=-1.3 X.MAX=1.3 Y.MIN=-15 Y.MAX=-13.7
+ Z.MIN=@L-1 Z.MAX=@L
ELECTRODE NAME=Substrate Y.MIN=0.5 Y.MAX=1
$ Change oxide concentration.
PROFILE N-TYPE POLYGON N.PEAK=1E15
+ X.POLY=(-1.3,1.3,1.3,-1.3) Y.POLY=(-14,-14,-6,-6)
+ Z.MIN=0 Z.MAX=3.2 Z.DIRECT Z.CHAR=0.0001
+ N.CHAR=0.00000001
$ Pbody
PROFILE P-TYPE N.PEAK=8E17 Y.DIRECT Y.MIN=-13.28 Y.MAX=-13.28
+ Y.CHAR=0.8 Z.MIN=0 Z.MAX=2.7 Z.CHAR=0.35
$ Drain
PROFILE N-TYPE N.PEAK=1.029E20 Y.DIRECT \
+ Y.MIN=-13.79 Y.MAX=-13.79
+ Y.CHAR=0.32 Z.MIN=@L-1.2 Z.MAX=@L Z.CHAR=0.15
PLOT.3D BOX BOUND FILL CAM=(100,-100,-100) GRID Y.MIN=-13.9
CONTOUR DOPING LOG MIN=14 MAX=22 DEL=0.5 COLOR=2
CONTOUR DOPING LOG MIN=-22 MAX=-14 DEL=0.5 COLOR=1
PLOT.2D Z.PLANE=0.2 BOUND JUNC FILL SCALE TITLE="Z=0.2"
PLOT.2D Z.PLANE=0.8 BOUND JUNC FILL SCALE TITLE="Z=0.8"
PLOT.2D Z.PLANE=1.5 BOUND JUNC FILL SCALE TITLE="Z=1.5"
PLOT.2D Z.PLANE=2 BOUND JUNC FILL SCALE TITLE="Z=2"
PLOT.2D Z.PLANE=4 BOUND JUNC FILL SCALE TITLE="Z=4"
PLOT.2D Z.PLANE=@L-1.5 BOUND JUNC FILL SCALE TITLE="Z=MAX-0.3"
PLOT.2D Z.PLANE=@L BOUND JUNC FILL SCALE TITLE="Z=MAX"
PLOT.1D DOPING Z.START=4 Z.END=4 Y.START=-13.7 Y.END=-13.7
$Model statement
MODELS IMPACT.I CONMOB FLDMOB CONSRH AUGER BGN SRFMOB2







$Obtain solution by 2-carrier Newton with continuation
SYMB CARR=2 NEWTON
$BVdss test with drain current of 8E-10 /um
LOG OUT.FILE=BRDATA
SOLVE ELECTROD=Drain V(Drain)=0 VSTEP=0.1 NSTEP=109
$Continue solving
SOLVE ELEC=Drain CONTINU C.VSTEP=0.001 C.VMAX=800 C.IMAX=1E-9 C.TOL=0.1
SAVE SOLUTION OUT.FILE=finalresult
$Full Flowlines, V and impact ionization for last solution
PLOT.3D BOX BOUND JUNC DEPL FILL TITLE="Structure at Breakdown"
+ CAM=(100,-100,-100) Y.MIN=-13.9






$ TSUPREM4–2D Gate/Source/Drain Cross Section Process Simulation for PSOI SJ-LDMOS
METHOD PD.TRANS
METHOD VISCOELA
$ Specify x mesh
LINE X LOCATION=0 SPACING=0.2 TAG=SILEFT
LINE X LOCATION=0.7 SPACING=0.1
LINE X LOCATION=1.5 SPACING=0.1
LINE X LOCATION=3.2 SPACING=0.001 TAG=LEFT
LINE X LOCATION=@L SPACING=0.1 TAG=RIGHT
$ Specify Y mesh
LINE Y LOCATION=-6.27 SPACING=0.5 TAG=OXTOP
LINE Y LOCATION=-5 SPACING=0.5
LINE Y LOCATION=-2.42 SPACING=0.5 TAG=OXBOT
LINE Y LOCATION=0 SPACING=0.5




ELIMINATE COL X.MIN=0.9 X.MAX=1.3
ELIMINATE COL X.MIN=0.9 X.MAX=1.3
ELIMINATE COL X.MIN=0.9 X.MAX=1.3
ELIMINATE COL Y.MIN=0.0 Y.MAX= 1.5
ELIMINATE COL Y.MIN=-4.7
ELIMINATE COL X.MAX=0.7
ELIMINATE ROW Y.MIN=-6 Y.MAX=-5.0
REGION SILICON XLO=SILEFT XHI=RIGHT YLO=OXTOP YHI=SIBOT
REGION OXIDE XLO=LEFT XHI=RIGHT YLO=OXTOP YHI=OXBOT
$ Initialize the structure (N sub)
INITIALIZE PHOS=1E15
$-----------------Formation of basic structure-------------
$DEPO N-Drift
DEPOSIT SILICON THICK=0.23 PHOS=@Nn SPACES=7
DEPOSIT SILICON THICK=0.5 PHOS=@Nn SPACE=5
DEPOSIT SILICON THICK=0.5 PHOS=@Nn SPACE=5




DEPOSIT PHOTORESIST THICK=4 SPACES=2
ETCH PHOTORESIST LEFT P1.X=2.4
IMPLANT BORON DOSE=7E13 ENERGY=120 TILT=22





$-------------Begin to form the gate ----------------
AppendixB
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$ Use vertical oxidation model to grow 350A gate oxide
DIFFUSE TIME=60 TEMP=1000 DRYO2
SAVE OUT.FILE=GATEOXZ
$ Deposit, dope, and pattern poly (USE KP'S PARA)
DEPOSIT POLY THICK=0.3 SPACES=2
$Define a poly gate length of 0.6um
ETCH POLY LEFT P1.X=2.4
ETCH POLY RIGHT P1.X=4.4
SAVE OUT.FILE=GATEFORMZ
$------------Source Implant-------
$ Source Resist Deposit,and Pattern
DEPOSIT PHOTORESIST THICK=1.2 SPACES=2
ETCH PHOTORESIST START X=0.8 Y=-20
ETCH CONTINUE X=0.8 Y=-3.0
ETCH CONTINUE X=2.4 Y=-3.0
ETCH DONE X=2.4 Y=-20
ETCH OXIDE START X=0.8 Y=-20
ETCH CONTINUE X=0.8 Y=-3.0
ETCH CONTINUE X=2.4 Y=-3.0
ETCH DONE X=2.4 Y=-20




DEPOSIT PHOTORESIST THICK=1.2 SPACES=2
ETCH PHOTORESIST RIGHT P1.X=@L-1.2
IMPLANT PHOS DOSE=1E14 ENERGY=120 TILT=7






$ BPSG and contact holes
DEPOSIT OXIDE THICK=1
ETCH OXIDE LEFT P1.X=2.4
ETCH OXIDE RIGHT P1.X=@L-1.2
$ Metallization
DEPOSIT ALUMINUM THICK=1.0
ETCH ALUMINUM START X=1.6 Y=-20
ETCH CONTINUE X=1.6 Y=-5.0
ETCH CONTINUE X=@L-0.8 Y=-5.0
ETCH DONE X=@L-0.8 Y=-20
$ Passivation
DEPOSIT OXIDE THICK=0.1




$ DAVINCI-Trench Gate PSOI SJ-LDMOS On-State Drain Characteristics Simulation


























ELIMINATE COL Y.MIN=-4 X.MAX=2.5
REGION NAME=1 SILICON
REGION NAME=2 OXIDE X.MIN=1.6 X.MAX=8 Y.MIN=-6.27
+ Y.MAX=-2.42 Z.MIN=0 Z.MAX=2.5999
REGION NAME=2 OXIDE X.MIN=0 X.MAX=8 Y.MIN=-8.5
+ Y.MAX=-7.79 Z.MIN=0 Z.MAX=2.5999
$ P-column side oxide
REGION NAME=2 OXIDE X.MIN=0.7821 X.MAX=0.8248
+ Y.MIN=-8 Y.MAX=-6.27 Z.MIN=0.5496 Z.MAX=2.0503
REGION NAME=2 OXIDE X.MIN=1.56 X.MAX=1.6
+ Y.MIN=-8 Y.MAX=-6.27 Z.MIN=0.5496 Z.MAX=2.0503
$ oxide for p column
REGION NAME=2 OXIDE X.MIN=0.7821 X.MAX=1.6
+ Y.MIN=-7.79 Y.MAX=-6.27 Z.MIN=0.4932 Z.MAX=0.5496
REGION NAME=2 OXIDE X.MIN=0.7821 X.MAX=1.6
+ Y.MIN=-7.79 Y.MAX=-6.27 Z.MIN=2.0503 Z.MAX=2.1067
$Gate top oxide
REGION NAME=2 OXIDE X.MIN=0.7821 X.MAX=1.6
+ Y.MIN=-6.35 Y.MAX=-6.27 Z.MIN=0.5496 Z.MAX=2.0503
$poly in p column buried and trench gate
REGION NAME=4 POLY X.MIN=0.8248 X.MAX=1.56




REGION NAME=4 POLY X.MIN=0.8248 X.MAX=1.8
+ Y.MIN=-8.5 Y.MAX=-7.83 Z.MIN=0 Z.MAX=2.5999
$side wall oxide
REGION NAME=2 OXIDE X.MIN=1.8 Y.MIN=-7.8 Y.MAX=-6.7216
+ Z.MIN=0.4932 Z.MAX=0.5496
REGION NAME=2 OXIDE X.MIN=1.8 Y.MIN=-7.8 Y.MAX=-6.7216
+ Z.MIN=2.0503 Z.MAX=2.1067
$GATE
ELECTRODE NAME=Gate REGION=4 VOID
$SOURCE
ELECTRODE NAME=Source X.MAX=0.6 Y.MAX=-7.79 VOID
$DRAIN
ELECTRODE NAME=Drain X.MIN=7.5 Y.MAX=-7.79 VOID
PROFILE P-TYPE X.MIN=1.6 X.MAX=8 Y.MIN=-7.82 Y.MAX=-6.27
+ Z.MIN=0.5496 Z.MAX=2.0503 UNIFORM N.PEAK=1.87E16
PROFILE N-TYPE X.MIN=1.6 X.MAX=8 Y.MIN=-7.82 Y.MAX=-6.27
+ Z.MIN=0 Z.MAX=0.4932 UNIFORM N.PEAK=4.2E16
PROFILE N-TYPE X.MIN=1.6 X.MAX=8 Y.MIN=-7.82 Y.MAX=-6.27
+ Z.MIN=2.1067 Z.MAX=2.5999 UNIFORM N.PEAK=4.2E16
PROFILE N-TYPE X.MIN=0 X.MAX=8 Y.MIN=-6.27 Y.MAX=0
+ Z.MIN=0 Z.MAX=2.5999 UNIFORM N.PEAK=2E15
$ Pbody
PROFILE P-TYPE N.PEAK=1.16E18 Y.DIRECT Y.MIN=-7.2
+ Y.MAX=-7.1 Y.CHAR=0.6 X.MIN=0 X.MAX=0 X.CHAR=1.1
$ Source
PROFILE N-TYPE N.PEAK=2.34E20 Y.DIRECT Y.MIN=-7.7
+ Y.MAX=-7.7 Y.CHAR=0.1 X.MIN=0.5 X.MAX=0.5 X.CHAR=0.15
$ Drain
PROFILE N-TYPE N.PEAK=1E20 Y.DIRECT Y.MIN=-7.63 Y.MAX=-7.63
+ Y.CHAR=0.37 X.MIN=8 X.MAX=8 X.CHAR=0.5
PLOT.1D DOPING X.START=4 X.END=4 Y.START=-7.5 Y.END=-7.5 Z.START=0 Z.END=2.538
PLOT.3D BOX BOUNDFILL CAM=(-100,-100,-100) GRID Z.MIN=2.3
$ Model Statement
MODELS CONMOB FLDMOB CONSRH AUGER BGN SRFMOB2
SYMB CARR=0
METHOD ICCG DAMPED
SOLVE V(Gate)=0.0 V(Drain)=0.0 V(Source)=0.0
SYMB CARR=1 NEWTON ELECTRON





SOLVE V(Gate)=0.2 ELEC=Gate VSTEP=0.2 NSTEP=20
PLOT.1D Y.AX=I(Drain) X.AX=V(Gate) POINTS COLOR=2
$ Bias up the gate
SOLVE ELEC=Gate V(Gate)=2.0 VSTEP=2 NSTEP=9
+ OUT.FILE=OBUMOSSOL02 SAVE.BIA
$ Drain characteristics simulation at Vg=20V
LOAD IN.FILE=OBUMOSSOL11
LOG OUT.FILE=OBUMOSD11
SOLVE ELECTROD=Drain V(Drain)=0 VSTEP=0.5 NSTEP=60
SAVE SOLUTION OUT.FILE=finalresult
$ Drain curve
PLOT.1D IN.F=OBUMOSD11 X.AX=V(Drain) Y.AX=I(Drain) POINT TITLE="Drain curve"
$ Drain characteristics simulation at other gate voltages
LOOP STEPS=8
ASSIGN NAME=SFX C.VAL=09 DEL=-1
LOAD IN.FILE="OBUMOSSOL"@SFX
LOG OUT.FILE="OBUMOSD"@SFX
SOLVE ELECTROD=Drain V(Drain)=0 VSTEP=0.5 NSTEP=60
L.END
$ Drain curve
PLOT.1D IN.F=OBUMOSD11 X.AX=V(Drain) Y.AX=I(Drain) POINT
TITLE="Drain curve"
LOOP STEPS=8
ASSIGN NAME=SFX C.VAL=09 DEL=-1






$ MEDICI Device Simulation for Ideal SOB p-i-n diode Structure at Off-State
$ w: p-n column width;
$ Ly: drift region length;
$ tox: SOB sidewall oxide thickness
$ tos: SOB trench offset
$ X: SOB sidewall oxide minimum thickness
$ X2: SOB poly bottom width
$ Nd: drift region doping concentration;
$ Nn: n+ source /drain region doping concentration;
$ Np: p-body doping concentration;
























$ COMMENT Specify oxide and silicon regions
REGION SILICON
REGION NAME=OXIDE1 OXIDE POLYGON
+ X.POLY=(@w, @w+@tos, @w+@tox+@X2, @w+@tox+@X2, @w)
+ Y.POLY=(-@Ly-1.5, 0,0,-@Ly-1.5,-@Ly-1.5)
$ COMMENT Electrode definition
ELECTR NAME=drain Y.MIN=1 Y.MAX=2 VOID
ELECTR NAME=source TOP
ELECTR NAME=source POLYGON
+ X.POLY=(@w+@tox, @w+@tos+@tox, @w+@tox+@X2, @w+@tox+@X2, @w+@tox)
+ Y.POLY=(-@Ly-1.5, -@tox, -@tox, -@Ly-1.5, -@Ly-1.5) VOID
$ COMMENT Specify impurity profiles and fixed charge
PROFILE N-TYPE N.PEAK=@Nd UNIFORM
PROFILE N-TYPE N.PEAK=@Nsub UNIFORM Y.MIN=0
Y.MAX=1




PLOT.2D GRID TITLE="Initial Grid" FILL SCALE
$ Model statement
MODELS IMPACT.I CONMOB FLDMOB CONSRH AUGER BGN
SRFMOB2









$ Breakdown test with drain current of 1E-9 /um
SOLVE ELECTROD=Drain V(Drain)=0 VSTEP=0.1 NSTEP=2
SOLVE ELECTROD=Drain V(Drain)=0.5 VSTEP=0.5 NSTEP=2
SOLVE ELECTROD=Drain V(Drain)=1 VSTEP=1 NSTEP=9
$ Continue solving
SOLVE ELEC=Drain CONTINU C.VSTEP=0.001 C.VMAX=1500 C.IMAX=1E-9
C.TOL=0.1
PLOT.1D E.FIELD X.START=0.5*@w  Y.START=-(@Ly+2) Y.END=2
+ COLOR=2 TITLE="E-field at P-N interface" TOP=5E5 BOTTOM=0
PLOT.1D E.FIELD X.START=@w X.END=@w Y.START=-(@Ly+2) Y.END=2
+ COLOR=2 TITLE="E-field at P-N interface" TOP=5E5 BOTTOM=0
PLOT.1D E.FIELD X.START=0 X.END=0 Y.START=-(@Ly+2) Y.END=2
+ COLOR=2 TITLE="E-field at P-N interface" TOP=5E5 BOTTOM=0
PRINT E.FIELD
$ Plot E vector
PLOT.2D BOUND JUNC DEPL FILL SCALE TITLE="E-vector"
VECTOR E.FIELD COLOR=1
$ Full Flowlines, V and impact ionisation for last solution
PLOT.2D BOUNDJUNC DEPL FILL SCALE TITLE="tox"@tox"tos"@tos"Structure at
Breakdown"
CONTOUR POTENTIA DEL.V=5 COLOR=2
CONTOUR FLOWLINE COLOR=1
CONTOUR II.GEN COLOR=4
L.END
L.END
L.END
L.END
STOP
